	)	RRRRRRRRR RRRRRRRRR RRRRRRRRRR	RR		VVV VVV	VVV VVV		RRRRRRRRRRR RRRRRRRRRRR RRRRRRRRRRRR	RR
DDD	DDD	RRR RRR	RRR	111	VVV	VVV	EEE	RRR RRR	RRR
DDD	DDD	RRR	RRR	iii	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR RRR	RRR	111	VVV	VVV	EEE	RRR	RRR
DDD	DDD	RRR	RRR	iii	VVV	VVV VVV	EEE	RRR RRR	RRR
DDD	DDD	RRRRRRRRRR	RR	111	VVV	VVV	EEEEEEEEEE	RRRRRRRRRRR	RR
DDD	DDD	RRRRRRRRRR RRRRRRRRRR		111	VVV	VVV VVV	EEEEEEEEEEE	RRRRRRRRRRR	
DDD	DDD	RRR RRR	nn	iii	ŸŸŸ	VVV	EEE	RRR RRR	· ·
DDD	DDD	RRR RRR		iii	VVV	VVV	EEE	RRR RRR	
DDD	DDD	RRR RRR	RR	111	VVV	VVV	EEE	RRR RRR	RR
DDD	DDD	RRR R	RR	111	VVV	VVV	EEE	RRR RI	RR
DDDDDDDDDDDDD	DDD	RRR R	RR RRR	1111111111	VVV	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	EEE	RRR RI	RRR
DDDDDDDDDDDD		RRR	RRR	11111111	V		EEEEEEEEEEEEE	RRR	RRR
DDDDDDDDDDDD	)	RRR	RRR	111111111	V		EEEEEEEEEEEE	RRR	RRR

....

PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	RRRRRRRR RRRRRRRR RR RR RR RR RR RR RRRRRR	VV	
	\$			

C 8

```
Page 0
```

```
DEFINITIONS
                  356
535
690
831
8624
976
997
1035
+ UDA Command Packet Layout
+ Define PU Port specific PDT extension
+ Define PU specific UCB extension
DRIVER STRUCTURES
                                                             Driver Prologue Table
Driver Dispatch Table
"Register" Dump routine
                                        Function Decision Table
Static Storage
NULL MESSAGE AND DATAGRAM INPUT ROUTINES
NULL CDT
Request and Release DATAPATH transfer vectors
INITIALIZATION
UNIT INIT
CONTROLLER INIT
Build PDT
TRACE COMMAND and TRACE_RESPONSE
INIT_ODA_BUFFERS
VIRT_TO_PHYAD
INIT_INIT_STEPS
Hardware Initialization
INIT_PU_PDT fill in variable
PDT data
                                                              Function Decision Table
                  2015
2143
2556
2557
2664
2783
2812
2873
2894
2919
2920
3086
3139
                                                              BUILD_PB_SB Build System Block and Path Block UPDATE_PB_SB
                                           + ALLOC POOL
UNIMPLEMENTED FORK PROCESS CALLS
MRESET and MSTART
CONNECTION MANAGEMENT CALLS
                                                              FPC$CONNECT,
FPC$DCONNECT,
                                                                                                 COMPLETE PROCESSING A CONNECT
                                                                                            PROCESS A DISCONNECT CALL
                                            SEQUENCED MESSAGE CALLS
+ FPCSALLOCMSG,
                                                                                                ALLOCATE A MESSAGE BUFFER
DEALLOCATE A MESSAGE BUFFER
RECYCLE MESSAGE BUFFER
AT HIGH PRIORITY
RECYCLE MESSAGE BUFFER
AT LOW PRIORITY
                  3140
                                                              FPCSDEALLOMSG.
                  3308
                                                              FPC$RCHMSGBUF,
                  3309
                  3310
                                                              FPC$RCLMSGBUF,
                  3377
3477
3529
                                                              FPC$SNDCNTMSG.
                                           FPC$MAPIRP UV1, Map a buffer for uVAX I

MAP UNALIGN uVAX I Q-BUS Map Unaligned Buffer

SETUP_COPY_SEG1 and SETUP_COPY_SEG2

+ FPC$MAPIRP_BDA, Map a buffer for BDA

FPC$UNMAP, Release mapping seconds
                                                                                                 SEND COUNTED SEQUENCED MESSAGE
                                                              FPCSUNMAP_UV1,
FPCSUNMAP_BDA,
                                                                                                 Release mapping resources
                  3907
3916
3917
                                                                                                 Release mapping resources BDA
                                             INTERNAL SUBROUTINES
                                                              POLL CMDRING
STATE_ERR,
                                                                                                  RETURN CDT STATE ERROR
                  4017
                  4018
4031
4032
                                                                                                  TO SYSAP
                                             INTERRUPT SERVICING
                                                              PUSINT - Interrupt service routine
                                                              POLL RSPRING
PUSSA_POLL
```

(1)

PUDRIVER 'VO4-000' .TITLE

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

: FACILITY:

VAX/VMS EXECUTIVE, I/O DRIVERS

ABSTRACT: This module contains the UDA port driver.

AUTHORS: Richard I. Hustvedt, July 1981 Robert Rappaport

MODIFIED BY:

RLRSTEP4 Robert L. Rappaport 16-Jul-1984 Expand CNTRLTYP field in Port Step 4 from 4 bits to 7 bits. Also add in Scorpio-BUA support and hooks for BDA support. VO3-159 RLRSTEP4

V03-158 RLRQDA 19-Jun-1984 Robert L. Rappaport Add recognition of QDA.

VO3-157 RLRTRACE Robert L. Rappaport 01-Jun-1984 Add support to be able to dynamically configure tracing.

RLRMAYA Robert L. Rappaport 22-May-1984 Add in MAYA tape support. Also add in ability to just trace "PT" ports. VO3-156 RLRMAYA

VO3-155 RLRMVER Robert L. Rappaport 26-Apr-1984 Add code to send operator message to complain about ucode out of date on RDRX controller.

ŎŎŎŎ 0000 0000

ŎŎŎŎ

16

18

: \*

444444444555555555

PL

```
0000
0000
0000
0000
0000
0000
0000
```

VO3-154 RLRPDTADP Robert L. Rappaport 9-Apr-1984

1) Init PDT\$L ADP. 2) Initialize PDT\$L WAITQFL list head in INIT PU PDT. 3) Clear connection active bit in PDT\$B\_CONBITMAP on calls to disconnect.

V03-153 ROW0334 Ralph O. Weber 3-APR-1984
Add setup of PDT\$L\_MAXBCNT to BUILD\_PDT. Give PDT\$L\_MAXBCNT a value of 127\*512 (T.e. 127 blocks).

VO3-152 RLRPHYPGS Robert L. Rappaport 21-Mar-1984
Make use of new system routine to allocate physically contiguous pages. Also add null routine FPC\$STOP\_VCS.

V03-151 PRD0070 Paul R. DeStefano 25-Feb-1984 Clear SB\$L\_(SB (link to newest (SB) when system block is created.

V03-150 RLRDELPQ Robert L. Rappaport 25-Jan-1984 Eliminate separate conditionalized PQDRIVER and rather use CPUDISP to accommodate differences. In general, differences are in initialization code or in main line code. For initialization code merely use CPUDISP. For main line code (MAPIRP and UNMAP), have two sets of entry points, one for all CPU's except uVAX I, and one set for uVAX I. Then at initialization time, in BUILD\_PDT, build PDT dispatch table to dispatch to proper entry point for the processor we are running on.

Also fix bug in uVAX I BUILD\_PDT that manifested itself when we have more than one port; namely we tried to map the map registers in the 2nd PDT into the System Addresses pointed at by aADP\$L CSR+^x800 of the common ADP, where we had already mapped the map registers from the first PDT. Solution is to only go thru map code once. A new flag, MAP\$V\_MAPREGS, in PU\$L DRIVER\_STS, if set, means that the code has already been executed.

V03-149 ROW0268 Ralph O. Weber 28-DEC-1983
Change instructions used to set aside space for NULL\_CDT so that space allocated is always large enough to accomidate a complete CDT. (I.E. base the space allocation on CDT\$K\_LENGTH.)

VO3-148 RLREXEALLOC Robert L. Rappaport 22-Dec-1983
Correct subtle bug introduced in previous fix. Namely the call to EXE\$ALONONPAGED was restored and the call to EXE\$ALLOCATE was removed. To deal with the problem of deallocating fragments that might be in LRP space, the deallocation of the PDT fragment (in PQDRIVER BUILD\_PDT) was eliminated and it was decided to forget about that small bit of space.

V03-147 RLRMCRED Robert L. Rappaport 18-Nov-1983
Bring driver into conformance with latest UQPORT spec.

1. Ignore credits field (in envelope) for Maintenance

type messages.

2. Wait for at least 100 uSecs after initialization interrupts before reading SA to look for step bit.

```
3. Test for controller tolerance of odd addresses before
                                                     segmenting a transfer and using the aligned buffer.
                                 RLRPQ02 Robert L. Rappaport 14-Nov-1983 Clear up problems in non-aligned transfers. In particular, make it so that we copy WRITE data to the aligned page BEFORE the I/O and we copy READ data from the aligned page AFTER the I/O operation. We accomplish this by adding two subroutines, SETUP_COPY_SEG1 and SETUP_COPY_SEG2, that perform the necessary setup operations to prepare for a copy in either direction.
                    V03-146 RLRPQ02
                    V03-145 KDM0104
                                                              Kathleen D. Morse
                                                                                                       20-Oct-1983
                                 Fix reference to MMG$GL_SPTBASE to be PIC.
                    V03-144 KDM0103
                                                              Kathleen D. Morse
                                                                                                       01-0ct-1983
                                  Invalidate virtual address after changing the system page table entry to do unaligned transfers. Allocate a system page table entry in the initialization routine for the Qbus.
V03-143 NPK3050
                                  NPK3050 N. Kronenberg 30-Sep-1 For PQ allocate PDT so that PDT$L_PQ_MAP within
                                                                                                       30-Sep-1983
                                  the PDT is page aligned.
                    V03-142 KDM0102
                                                                                                       29-Sep-1983
                                                              Kathleen D. Morse
                                  Change Qbus code to compute physical address of ring buffer during initialization.
                    V03-141 KDM0101
                                                             Kathleen D. Morse
                                                                                                       29-Sep-1983
                                  Fix indexing through page table entries for Qbus.
                    V03-140 KDM0100
                                                             Kathleen D. Morse
                                                                                                       29-Sep-1983
                                 Change the way the ADP points to the map registers for the MicroVAX I. Fix virtual to physical translation. Add MicroVAX I to CPUDISP macros.
                    V03-139 CWH3139
                                                             CW Hobbs
                                                                                                       17-Sep-1983
                                  Change DT$ RC25 symbol for Aztec port to DT$ LESI so that DT$ RC25 can refer to the removable pack on the
                                  Aztec.
                                                                                                       28-Jul-1983
                    VO3-138 RLRNEWPB
                                                             Robert L. Rappaport
                                  Incorporate new PBDEF changes.
                                  RLRQIOCHNLa Robert L. Rappaport
Must refresh R4 => PDT after REQPCHAN.
                    VO3-137 RLRQIOCHNLa
                                                                                                       15-Jul-1983
                    VO3-136 RLRQIOCHNL
                                  RLRQIOCHNL Robert L. Rappaport 6-Jul-1983
Correct subtle error in QIO routine. After REQCOM,
                                  PU channel was released. Next interrupt crashed system. Fix is to have STARTIO, BSBW to REQCOM, so as to retain control after REQCOM. In this way we
                                  can REQPCHAN again.
                    VO3-135 RLRSAPOLL
                                                                                                       5-Jul-1983
                                                             Robert L. Rappaport
```

0000 1 0000 1 0000 1 0000 1	72 : 73 : 74 : 75 : 76 : 77 : 78 : 80 : 81 :		Implement periodic policieanup some miscellar  1. In HARDWARE end of the This correct wasting a to 2. Add a FUNCT STOP and In support.
0000 1 0000 1 0000 1 0000 1 0000 1 0000 1	82 : 83 : 84 : 85 : 86 :		3. In INIT UD/ UCB\$W_BOFF, new UCB fie these value invocation, the QIO fur be cleared.
0000 1 0000 1	88 : 89 : 90 : 91 :	v03-134	RLRSRV(N1 Robert Corect two bugs introd
0000 1 0000 1 0000 1 0000 1 0000 1 0000 1	92 93 94 95 96 97	v03-133	RLRSRVCON Robert 1. Prevent logging red 2. Correct infinte log 3. Connect changes: a) Add PDT\$B_S support b) Have CONNECT trying
0000 2	00 :		c) Have CONNE
0000 2	99 : 00 : 01 : 02 : 03 :	v03-132	RLRCPUDISP Robert Use new form of CPUDIS
0000 2	05 ; 06 ; 07 ; 08 ;	v03-131	RLRPCHAR Robert Set PDT\$M_SNGLHOST bit
0000 2	09 10 11 12 13	v03-130	RLRPUR780 Robert Prevent losing context Do this by saving and of CRB\$L INTD+VEC\$B DA requested purge at dev
0000 2	15 16	v03-029	RLRUDAREV Robert Test for out of rev UI
0000 2 0000 2 0000 2 0000 2 0000 2	18 19 20	v03-028	RLRSAVCRED Robert On Disconnect, save as where x (ID) is index
0000 2 0000 2 0000 2 0000 2	22 : 23 : 24 : 25 : 26	v03-027	RLRPQ01a Robert fix branch out of rang which also included so UQPORT type.
0000 2	27 28	v03-026	RLRPQ01 Robert Add conditionally asset

olling of the SA register. Also sneous bugs:
RE\_INIT, insert BRB 190\$ at the logic following label TESTUDA\_780.
Rects a bug that was permanently buffered datapath on 780's.
RECTAB +EXESZEROPARM for the INITIALIZE gio functions that we now A\_BUFFERS, save values placed into ... UCB\$W\_BCNT, and UCB\$L\_SVAPTE in ields. Then in HARDWARE\_INIT, restore uses immediately prior to the LOADUBA ... This corrects the problem that unctions cause the these fields to

t L. Rappaport 3-Jun-1983 duced in previous edit.

t L. Rappaport 1-Jun-1983 dundant Initialization Log entries.
op typo in Maintenance Type messages.

SERVERS, bit map that lists servers orted at this port.
CT return SS\$ FAILRSP if caller is no to Connect to a server not supported his port.

CT return R2=>Connect data.

t L. Rappaport SP macro. 25-May-1983

t L. Rappaport 20-May-t in PDT\$W\_PORTCHAR field. 20-May-1983

t L. Rappaport 26-Apr-198 t of which datapath to purge. 26-Apr-1983 then restoring the contents ATAPATH when doing a UDA vice interrupt level.

t L. Rappaport 11-Apr-1983 DA50's and UDA50A's on 780 systems.

t L. Rappaport 8-Apr-1983 vailable credits in PDI\$W\_PU\_CREDx, of disconnecting connection.

t L. Rappaport 31-Mar-1983
nge brought about by previous addition
setting UCB\$B\_DEVIYPE according to

17-Mar-1983 t L. Rappaport embled support for Q-BUS port.

PL V

- V03-025 TCM0001 Trudy C. Matthews 28-feb-1983
  Update occurrences of CPUDISP macro so that the function correctly on an 11/790. In both cases, we just take the same code path as the 11/780.
- VO3-024 RLRPBSB Robert L. Rappaport 11-feb-1983
  Cleanup minor phasing problem in Path Block and System
  Block initialization by adding new subroutine, UPDATE\_PB\_SB.
- V03-023 RLRMSGTYP Robert L. Rappaport 3-Feb-1983 Add ability to handle simple credit type messages and maintenance messages.
- V03-022 RLRDUP1 Robert L. Rappaport 31-Jan-1983 Fix typo in original RLRDUP fix that used R5 instead of RO.
- V03-021 RLRUSECNT Robert L. Rappaport 25-Jan-1983
  Modify logic that permanently allocates Buffered Data
  Path on VAX-11/750. From now on we will only permanently
  allocate a BDP if the controller is a UDA. Other UQPORT
  controllers "semi\_permanently" allocate a BDP for the
  duration of a burst. This is implemented via adding
  a new cell, PDT\$B\_BDPUSECNT, which counts the number of
  transfers in a burst that are currently using the
  "semi-permanent" BDP. When this count goes to zero, the
  BDP is deallocated. For the UDA, the usecount is biased
  by one, so that it never goes to zero and therefore
  never get deallocated.
- V03-020 RLRPPFORK Robert L. Rappaport 7-Jan-1983 Eliminate Bugcheck in POST\_POWER\_FORK, that was activated when it found the UCB fork block busy. We do this by defining a new UCB\$W\_DEVSTS flag, UCB\$M\_PU\_MRESET, that if set causes PUDRIVER to reset itself upon awakening from the busy UCB.
- V03-019 RLRDUP Robert L. Rappaport 5-Jan-1983
  Add support for two QIO functions that (1) effectively shut off Class Drivers from the port and only let DUP connections thru, and then (2) reopen the port. The Shutoff QIO function is IO\$\_STOP and the reopen function is IO\$\_INITIALIZE.
- VO3-018 RLRCREDITa Robert L. Rappaport 20-Dec-1982
  Additional correction to take care of bug introduced by original fix. Must add space to NULL CDT to accommodate CDT\$L\_CRWAITQFL and CDT\$L\_CRWAITQBL, and also code to initialize this header.
- VO3-017 RLRCREDIT Robert L. Rappaport 3-Dec-1982
  Corrected bug brought out in TU81 testing where the credit that was received on the End Packet of a GET COMMAND STATUS (i.e. the "immediate" credit) was assigned to a waiter on the credit resource wait queue. Then the time out mechanism had no credits to allocate. The fix is to add in the

V

VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR;1

000	286 287 288		then call the Input Dispatcher and only then after return try to resume waiters for credits.
o o o	286 287 288 290 291 292	v03-016	RLRTRBUG Robert L. Rappaport 8-Oct-1982 Correct in trace when we have more than 1 UDA.

- VO3-015 RLRPATHB Robert L. Rappaport 6-Oct-1982
  Put proper port name into path block. Also fill in SB\$Q\_SWINCARN with value in EXE\$GQ\_SYSTIME.
- V03-014 RLRUDASA Robert L. Rappaport 12-Aug-1982
  Read UDASA after IOFORK in HARDWARE\_INIT so that TU81
  has enough time to update UDASA after interrupting.
- V03-013 KDM0002 Kathleen D. Morse 28-Jun-1982 Added \$DYNDEF, \$PRDEF, \$SSDEF, and \$VADEF.
- V03-012 RLRECO03 Robert L. Rappaport 4-June-1982
  Add separate REQDATAP\_750 and REQDATAP\_730 to replace
  REQDATAP\_750730. New routine for 750 will only use
  pre-allocated buffered datapath if the transfer is
  longword aligned. Otherwise it will use direct datapath.
- V03-011 RLRECO02 Robert L. Rappaport 7-May-1982 INSQUE Path Block onto System Block.
- V03-010 RLRECO01 Robert L. Rappaport 7-May-1982 Add purging of UNIBUS Buffered Data Path in UNMAP. This tracks patch made to V3.0 before release.

\$RDDEF \$SBDEF \$SCSCMGDEF \$SDIRDEF

SSSDEF SUBADEF

SUBMDDEF SUCBDEF SVADEF SVECDEF PIV

Adapter Control Block offsets
Class Driver Request Packet offsets
Connection Descriptor offsets
Channel Request Block offsets
Device type codes
Device Data Block offsets
Driver Prologue Table offsets
Dynamic data structure types
Error log definitions
Log message type codes
IDB offsets
IO function definitions
IPL symbolic definitions
IRP offsets
Opcom message code definitions
Path Block offsets
Port Descriptor Table offsets
Processor register numbers
Page Table Entry definitions
Response Descriptor offsets
System Block offsets
SCS Connection Management format
SCS Directory Entry offsets
System status codes
Unibus Adapter registers
Unibus Mapping Descriptor format
Unit Control Block offsets
Virtual address fields
CRB transfer vector blk offsets

.SBTTL + UDA Command Packet Layout

Each UDA command packet has the following structure where the individual fields are described below the diagram.

31 UDABSL\_FLINK forward link longword UDAB\$L\_BLINK Backward Link Longword \\\\\! Number! Number! Index UDABSL\_DESCRIP UNIBUS virtual address of this buffer CONID !Asq! Cre! Message typ!dit! Controller message envelope length UDAB\$T\_TEXT Contents of an MSCP Packet

**\$UDABDEF** -- Define UDA packet buffer structure. Structure includes port driver header, controller header and text body. The port driver header contains:

- 1. A FLINK and a BLINK for queueing the buffer on the free queue and also on the SEND Q.
- 2. \$B\_RINGINX which contains the index into a ring on which this buffer has been placed (valid only if the buffer is NOT on the free queue).
- 3. \$B\_RINGNO which contains the number (0 => command ring and 1 => response ring) of the ring on which the buffer is currently residing.
- 4. \$B\_BUFFNO which contains the number of this buffer. This value serves as an index into the PDT\$L BDTABLE, whose elements point to these buffers.
- 5. \$L\_DESCRIP which contains the UNIBUS virtual address of the text portion of this buffer in the low order 30 bytes of this longword, and which also has the two high order bits (ownership and full bits) set.

+ 11	A Command	Packet L	L 8 ayout	16-SEP-1984 00 5-SEP-1984 00	:05:05	VAX/VMS Macro VO4-00 Page [DRIVER.SRC]PUDRIVER.MAR; 1
	0000 6	13 14 15		This is the pre a ring longword controller.	cise v	alue that must be placed in to present the buffer to the
	0000 4 0000 4 0000 4	16 17 18 19 20	6. The	controller heade (of the following two containing two field and the management of the connection ID.	r which ing textification to the second texting texting texting the second texting	h contains a word of length t portion only), a byte sit fields encoding the credit type field, and a byte of
	0000 4 0000 4 0000 4 0000 4 0000 4 0000 4 0000 4	20 21 22 23 24	7. The	message text por	tion.	
	0000 4	26	SDEFINI UDAB			
	0000 4	28 29 SDEF	UDAB\$L_FLINK	.BLKL	1	; Queue FLINK.
	0004 4	30 31 SDEF	UDAB\$L_BLINK	.BLKL	1	; Queue BLINK.
	0008 4	32 33 SDEF	UDAB\$B_RINGINX	.BLKB	1	; Index into ring.
	0009 4	35 SDEF	UDAB\$B_RINGNO	.BLKB	1	; Ring number.
00000000	000A 4 000A 4 000B 4 000C 4	34 35 \$DEF 36 37 \$DEF 38	UDAB\$B_BUFFNO	.BLKB	1	: Index of this buffer. ; Reserved.
	000C 4	40 SDEF	UDAB\$L_DESCRIP	.BLKL	1	; UNIBUS virtual address of buff.
	0010 4 0010 4	42 SDEF	UDAB\$L_CTRLHDR			; Alternate name for following ; longword of fields.
	0010 4	44 SDEF	UDAB\$W_MSG_LEN	.BLKW	1	; Length of text portion.
	0012 4	46 SDEF	UDAB\$B_CREDTYPE	.BLKB	1	; Encoded CREDIT and MESSAGE TYPE.
	0013 4 0013 4 0013 4	447 448 449 550	SVIELD UDAB,0,	<- <credits.4>,- <msgtype.4>,- &gt;</msgtype.4></credits.4>		: Credit bit field. : Message type bit field.
	0013 4 0013 4	52 53 SDEF	UDAB\$B_CONID	.BLKB	1	; Connection ID.
	0014 4	55 SDEF 56 57 UDABSC 58	UDABST_TEXT	.BLKB	60	; Space for minimal maximum.
00000050	0050 4 0050 4 0050 4 0050 4	57 UDABSC	_LENGTH = .			
	0050 4	59	SDEFEND UDAB			

PUDRIVER V04-000

```
462
463
464
465
466
                                ; Define Device 1/0 Page Registers
                                            SDEFINI UDA
                               SDEF
                                            UDAIP
                                                                                ; Initialization and Polling Register
; Status, Address, & VAX Purge ACK Register
                                                        .BLKW
                                            SDEFEND UDA
                          46
               0000
                          468
               0000
               0000
0000
0000
                                : Local symbol definitions
00000FAB
               0000
                               LOOP_LIMIT
                                                        = "X<FAB>
                                                                                ; Step 1 maximum wait time for response ; Primary Interupt vector
8800000B
               0000
                                                        = ^0<270>
               0000
                               UDA$K_SEQMSGTYP = 0
UDA$K_DGTYPE = 1
UDA$K_CREDTYPE = 2
UDA$K_MAINTTYPE = 15
UDA$K_RINGEXP = 4
UDA$K_RINGSIZE = 10UDA$K_RINGEXP
               0000
0000
0000
00000000
                                                                                                Sequential Message Type
00000001
                                                                                               Datagram type
Credit type
00000002
                                                                                               Maintenance type
Log base 2 of desired ring size
Number of Ring & Packet entries
0000000F
               0000
               0000
00000004
               0000
00000010
               0000
                               : Command and Message Ring Control Flags
               0000
                          486 UDA V FLAG = 30

487 UDA M FLAG = 1 2 UDA V FLAG

488 UDA V OWN = 31

489 UDA M OWN = 1 2 UDA V OWN
0000001E
               0000
                                                                                               Buffer control bit number
Buffer control flag mask
               0000
40000000
0000001F
               0000
                                                                                               Own flag bit number
80000000
               0000
                                                                                               Own flag mask
               0000
                          490
                               UQPORT_M_MAPPED=1031
80000000
               0000
                          491
                                                                                            ; Transfer Mapped by port.
                          492
               0000
                               STEP1_LIMIT=10
STEP2_LIMIT=10
STEP3_LIMIT=10
                                                                                               Number of seconds for STEP 1 timeout
Number of seconds for STEP 2 timeout
Number of seconds for STEP 3 timeout
A000000A
               0000
A000000A
               0000
                          494
A000000A
               0000
                          495
                          496
               0000
00000080
               0000
                               NUMUBAVEC=128
                                                                                            : Number of slots in UBA vector
               0000
00000005
               0000
                          499
                               NO_CONSEC_INITS=5
                                                                                               Number of consecutive times to retry
                                                                                               hardware init without waiting for awhile.
Number of seconds to wait when we wait
               0000
                          500
                         501
A000000A
               0000
                               INIT_DELTA=10
                                                                                               for a while.
               0000
               0000
               0000
00000001
                               ALLOC_DELTA=1
                                                                                               Number of seconds to wait before
                                                                                               retrying allocation request.
               0000
00000010
               0000
                               REGSAVE=2+2+4+4+16
                                                                                               Size of data saved in PU_REGDUMP.
                                                                                                Includes space for ATTNCODE(2), NUMBINITS(2), MAPREG(4), UDASA(4-MOVZWL), HOST-PORT(16).
               0000
               0000
0000
0000
                                                                                               Attention code for INIT record.
Attention code for failing INIT record.
Attention code for record after error.
                               INIT_ATTNCODE=1
FAIL_ATTNCODE=2
00000001
00000002
               0000
0000
0000
00000003
                               UDASA ATTNCODE=3
PURGE ATTNCODE=4
                                                                                               Attention code for Purge error record. Attention code for uCODE out of rev.
                               UCODE_ATTNCODE=5
00000005
                ŎŎŎŎ
               0000
00000000
                               UDA50_CNTRLTYP=0
                                                                                            : UDA50 controller type code.
```

533 NO\_PHYCONTIGBYT=NO\_PHYCONTIGPGS+512

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1

RD/RX

Page 11 (2)

00000001 0000 518 LESI\_CNTRLTYP=1
00000005 0000 519 TU81\_CNTRLTYP=5
00000006 0000 520 UDA5UA\_CNTRLTYP=6
00000007 0000 521 RDRX\_CRTRLTYP=7
00000003 0000 522 MAYA\_CNTRLTYP=3
00000000 0000 523 QDA5U\_CNTRLTYP=13
00000000 0000 525 DISK\_CONID=0
00000001 0000 526 TAPE\_CONID=1
00000002 0000 527 DUP\_CONID=2
00000001 0000 529 SA\_POLL\_INTVAL=15
00000001 0000 531
0000 531

00000200

: MAYA
: QDA50
: Disk Server Connection ID
: Tape Server Connection ID
: DUP Server Connection ID

SA register polling interval.

# of physically contiguous pages
allocate for non-aligned transfers
on QBUS.

# of physically contiguous bytes.

LESI (RC25) controller type code. TU81 controller type code.

UDASOA controller type code.

:

```
.SBTTL +
                                                    Define PU Port specific PDT extension
                    535
536
537
538
539
541
543
                        : PUPDT
                                  -- Define PU port specific extension to the PDT
                                  (Must appear after the definition of UDA$K_RINGEXP and
                                   UDASK_RINGSIZE)
                                  SDEFINI PUPDT
000000E4
                        .=. +PDTSC_LENGTH
                                                                         Position to end of port-
                                                                         independent portion of PDT
Array of pointers to CDT's.
Connection block address for
                                  PDT$L_PU_CDTARY
PDT$L_PU_VCO
                        SDEF
                        SDEF
                                                     .BLKL
                                                                           virtual circuit O Disk MSCP
                        SDEF
                                  PDT$L_PU_VC1
                                                     .BLKL
                                                                         Connection block address for
                                                                           virtual circuit 1 Tape MSCP
                        SDEF
                                  PDT$L_PU_VC2
                                                                         Connection block address for
                                                     .BLKL
                                                                          virtual circuit 2 DUP
                    556
557
558
559
                                                                         Connection block address for virtual circuit 255 (-1)
                        $DEF
                                  PDT$L_PU_VC255
                                                     .BLKL
           00F4
00F4
00F4
                                                                           Maintenance protocol
                    560
561
563
564
565
566
568
569
           00F4
                                                                          Array of initial credits.
                        SDEF
                                  PDT$W_PU_CRDARY
           00F4
                        SDEF
                                  PDT$W_PU_CREDO
                                                     .BLKW
                                                                          Credits to assign on next
           00F6
                                                                           CONNECT to VCO.
           00F6
                        SDEF
                                                                          Credits to assign on next
                                  PDT$W_PU_CRED1
                                                     .BLKW
           00F8
                                                                          CONNECT to VC1.
                                                                          Credits to assign on next
                        SDEF
                                  PDT$W_PU_CRED2
                                                     .BLKW
           OOFA
                                                                           CONNECT to VC2.
           00F C
00F C
00F C
0100
                        $DEF
                                  PDT$W_PU_CRD255 .BLKW
                                                                         Credits to assign on next
                                                                           CONNECT to VC255.
                        $DEF
                                  PDT$L_PU_SB
                                                     .BLKL
                                                                       : Address of our System Block.
           0100
                        SDEF
                                  PDT$L_PU_CSR
                                                     .BLKL
                                                                       : Pointer to controller CSR.
           0104
           0104
                        SDEF
                                  PDT$L_PU_FQPTR
                                                     .BLKL
                                                                         Pointer to Free Q. Used to
                                                                          test for emptiness of Free Q.
           0108
                        SDEF
                                  PDT$L_PU_FQFL
                                                     .BLKL
                                                                         free Q forward pointer.
           010c
0110
                    578
579
                        SDEF
                                  PDT$L_PU_FQBL
                                                                         Free Q backward pointer.
                                                     .BLKL
                        SDEF
                                  PDT$L_PU_SNDQFL
PDT$L_PU_SNDQBL
                                                    .BLKL
                                                                         Send Q forward pointer.
                        SDEF
                                                                       : Send Q backward pointer.
                                                    .BLKL
                                  PDT$L_PU_BUFQFL
                        SDEF
                                                                         Buffer wait Q forward pointer.
                                                    .BLKL
                        SDEF
                                                                        Buffer wait Q backward pointer.
                                  PDT$L_PU_BUFQBL
                                                    .BLKL
                        SDEF
                                                                         Index of next available slot
                                  PDT$B_CRINGINX
                                                     .BLKB
                                                                          in command ring.
                    588
                        SDEF
                                                                         Index of next slot to be polled
                                  PDT$B_CPOLLINX
                                                     .BLKB
                                                                          by host, to see if released.
                    590
                        SDEF
                                  PDTSB_CRINGCHT
                                                                         Count of number of command
                                                    .BLKB
                                                                           ring slots in use. Also
```

В

_	
P	
PI	i

PUDRIVER V04-000	C 9 + Define PU Port specific PDT extension	16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 13:5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
	0123 592 0123 593 0123 594	absolute difference between previous two fields.

	0123 592 0123 593				; abso	clute difference between vious two fields.
	0123 594 0123 595	\$DEF	PDT\$B_RRINGINX	.BLKB	1 ; Index	of next available slot
	0124 596 0124 597	SDEF	PDT\$B_RPOLLINX	.BLKB	1 Index	response ring. of next slot to poll by
	0124 597 0125 598 0125 599 0126 600 0126 601 0126 603 0126 603 0126 604 0127 605 0128 607 0129 608 0129 609 0129 610 0124 611		PDT\$B_RRINGCNT		1 Count	to see if filled in. t of not yet filled in ters on response ring. blute difference between trious two fields.
	0126 603 0126 604 0127 605	SDEF	PDT\$B_NOCURCON PDT\$B_CONBITMAP	.BLKB	1 : Curre	current connections. ent Connection bit map. Correspondi
	0128 606 0128 607 0129 608		PDT\$B_SERVERS	.BLKB	1 Serve	set for each open connection. ers Supported at this Port. Bit for each supported Server.
	0129 609 0129 610 012A 611	\$DEF	PDT\$B_DATAPATH	.BLKB	; allo	enently (or semi-permanently) ocated datapath. For VAX11-750
00000120	012A 612 012A 613 012B 614		PDT\$8_BDPUSECNT	.BLKB	1 Count 1 Reser	v. Else zero. t of # commands using above BDP. rved
	012A 613 012B 614 012C 615 012C 616 013C 617 013C 618 013C 620 013C 620	\$DEF	PDT\$B_CRCONTENT	.BLKB	UDA\$K_RINGSIZE	: Array of bytes (one per each command ring slot) which maintain index of buffer currently filling this slot.
	013C 621 014C 622 014C 623 014C 624 014C 625	*SDEF	PDT\$B_RRCONTENT	.BLKB	UDA\$K_RINGSIZE	<pre>; Array of bytes (one per each ; response ring slot) which ; maintain index of buffer ; currently filling this slot.</pre>
	014C 626 01CC 627 01CC 628	\$DEF	PDT\$L_BDTABLE	.BLKL	2*UDA\$K_RINGSIZ	E: Array of longwords (one per buffer) which point to the respective buffers.
	01CC 630 01CC 631 01CC 632 01CC 633 01CC 634 01CC 635	So t and Note	he following .ALI since it is less , for uVAX I the I	GN start than 512 PDT is a	s the communicat bytes long, it allocated in cont	straddle a 64KB boundary. Tions area on a new page cannot straddle pages. Tiguous memory on a page Televant to a page.
0020000	0100 636	.=<.+5	11>&<^c511>	; Equiv	valent of .ALIGN	PAGE
2020000202	0200 637 0200 638 0200 639 0202 640	<b>SDEF</b>	PDT\$L_COMAREA	.BLKW	1	: UDA communication area base : Reserved word
00000203	0202 640	SDEF	PDT\$B_PURGEDP	.BLKB	1	Reserved byte Purge data path number
	0204 642 0204 643	\$DEF	PDTSW_CMDINT	.BLKW	1	; Command ring transition flag
	0206 644 0206 645	SDEF	PDT\$W_RSPINT	BLKW	1	; Response ring transition flag
	0203 641 0204 642 0204 643 0206 644 0206 645 0208 646 0208 648	SDEF SDEF	PDT\$L_RINGBASE PDT\$L_RSPRING	.BLKL	UDA\$K_RINGSIZE	: Response ring

0 9	14-050-100/ 01.05.06	MAN / MAC Macco MO/ -00	Dana	44 1
+ Define PU Port specific PDT extension	5-SEP-1984 00:17:10	[DRIVER.SRC]PUDRIVER.MAR; 1	Page	(2)

00000088	0248 649 0248 650 SDEF PDTSL_CMDRING .BLKL UDASK_RI 0288 651 PDTSC_COMAREAEN =PDTSL_COMAREA 0288 652 0288 653 SDEF PDTSL_PU_BUFARY	NGSIZE ; Command ring ; Length of Comarea
	0288 653 SDEF PDTSL_PU_BUFARY 0288 654	; Buffer array.
	0248 650 SDEF PDT\$L CMDRING .BLKL UDA\$K_RII 0288 651 PDT\$C_COMAREAEN =PDT\$L_COMAREA 0288 652 SDEF PDT\$L_PU_BUFARY 0288 654 .REPT 2*UDA\$K_RINGSIZE 0288 655 0288 657 0288 658 0288 659 0288 659 0288 650 0C88 661 PDT\$C_RINGLEN =PDT\$L_COMAREA 0C88 662 SDEF PDT\$L_TRTABLE .BLKL 1 0C8C 665 SDEF PDT\$L_TRTBLPTR .BLKL 1	; Allocate packets for response ; and command rings
	0288 658 .BLKB UDAB\$C_L	ENGTH ; Length of a buffer.
88A00000	0288 660 .ENDR 0088 661 PDTSC_RINGLEN =PDTSL_COMAREA	; Length of area to map
	0088 662 0088 663 \$DEF PDT\$L_TRTABLE .BLKL 1	; Pointer to base of usable (beyond
	0C8C 665 SDEF PDTSL_TRTBLPTR .BLKL 1	
	0C90 667 \$DEF PDT\$L_TRTBLEND .BLKL 1	; to use. ; Pointer beyond end of trace table.
000000094	0C94 670 PDTSC PULENGTH = .	: Total size of a : PDT for the UDA port
	0094 671 0094 672 0094 673; The following PDT extension is only ne 0094 674	eded when running on uVAX I.
	0094 675 SDEF PDTSL_PQ_MAP .BLKL 1	; Vitrual pointer to 496 pseudo map ; 'registers'.
	OC98 678 SDEF PDTSL PQ PGQFL .BLKL 1 OC9C 679 SDEF PDTSL PQ PGQBL .BLKL 1 OCAO 680 SDEF PDTSL PQ PGWNER .BLKL 1 OCA4 681 SDEF PDTSL PQ PGPHAD .BLKL 1 OCA8 682 SDEF PDTSL PQ UBFSVA .BLKL 1 OCAC 683	: Queue Header for CDRP's waiting to allocate the aligned Page that follows. CDRP that currently owns the Page. Physical address of the Page. Virtual address of the page mapped by UCB\$L_SVPN. This page is used to map one page of the user's buffer in order to be able to copy it to the aligned
	0CAC 684 0CAC 685 0CAC 686	one page of the user's buffer in order to be able to copy it to the aligned
	OCAC 687 SDEF PDTSL_PQ_SVPPTE .BLKL 1 OCBO 688 SDEF PDTSL_PQ_USRPTE .BLKL 1 OCB4 689	Page. Pointer to the PTE of the UCB\$L_SVPN. Pointer into user page table that points to current user SVAPTE.
	0EB4 692	NTIGBYT : A word aligned string of physically contiguous pages.
00000CB4	0E84 693 0E84 694 PDTSC_CONTIGLEN =PDTSL_COMAREA	: Length of area needed to be Physically
00000EB4	0EB4 695 0EB4 696 PDT\$C_UV1LENGTH = . 0EB4 697	: contiguous. : Length of PDT needed for uVAX 1.

```
PUDRIVER
V04-000
```

```
VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR; 1
                                                                                                                                  15 (2)
      + Define PU specific UCB extension
                     699
700
701
702
703
704
705
706
707
710
711
                                     SBITL +
                                                         Define PU specific UCB extension
                            SPUUCBDEF -- Defined UDA extension to UCB.
                                     (Must appear after the definition of UDASK_RINGEXP and UDASK_RINGSIZE)
            SDEFINI UCB
000000A0
                          .=UCB$L_DPC+4
                                                                                          Position to end of
                                                                                           standard UCB for
                                                                                            error logging devices
                          SDEF
                                     UCB$L_PU_ALLOC .BLKL
                                                                              : Space to save size of alloc. request.
                     714
715
716
717
718
719
                          SDEF
                                                                                Internal control flags
Internal flag definitions
                                     UCB$B_UDAFLAGS .BLKB
                                     SVIELD UDA, O, <-
                                               <ONLINE . , V> ,-
                                                                                UDA is On Line
                                               <STOPPED, M>,-
                                                                              : Port only open for DUP CONNECTIONS.
                                      >
                     SDEF
                                     UCB$B_INITCHT
                                                         .BLKB
                                                                                Count of # of times left to retry
                                                                                 hardware init consecutively.
                                                                              : Number of times UDA50 has been Inited.
                          SDEF
                                     UCBSW_NUMBINITS .BLKW
                          SDEF
                                                                              ; Attention code for PU_REGDUMP.
                                     UCB$W_ATTNCODE .BLKW
                          SDEF
                                                                              : Contents of SA saved at last interrupt
                                     UCB$W_UDASA
                                                         .BLKW
                                                                                Contents of SA at start of STEP1.
                          SDEF
                                     UCB$W_PORTSTEP1 .BLKW
                                     _VIELD PS1.0.<-
                                                                                Fields in STEP1
                                               <.6>.-
                                                                                 Reserved
                                               <MP, ,M>,-
                                                                                  If set port supports address mapping
                                               <OD., M>,-
                                                                                  If set port supports odd addresses
                                                                                 If set port implements enhanced diagnosis if set port supports 22-bit bus addr
                                               <DI,,M>,-
                                               <QB,,M>,-
                                                                                  If set no host settable vector addr
                                               <NV., M>,-
                                               <$1,,M>,-
                                                                                 Must be set in step 1
                                                                                 Must be clear in step 1
Must be clear in step 1
                                               <$2,,M>,-
<$3,,M>,-
                                               <$4,,H>,-
                                                                                 Must be clear in step 1
                                                                                 If set then we had an error
                                               <ER,,M>,-
                                     >
                                     UCB$W_HOSTSTEP1 .BLKW
                          SDEF
                                                                                What host writes to SA in STEP1.
                                     VIELD HS1.0. <-
                                                                                fields in Host STEP1
                                                                                 Interrupt vector address/4
Interrupt enable during STEPS 1-3
Response ring length (exponent)
Command ring length (exponent)
                                               <INTVEC,7,M>,-
                                               <IE, M>,-
<RRNGLEN,3,M>,-
<CRNGLEN,3,M>,-
            00B0
00B0
00B0
00B0
                                                                                 If set port enters diagnostic wrap mode
High bit always set
                                               <WR (M>,-
<B1f15, M>,-
                                     UCBSW_PORTSTEP2 .BLKW_VIELD PS2,0,<-
                                                                              ; What port responds at start of STEP2. ; Fields in Port STEP2
                          SDEF
```

E 9

F 9

UCB\$L\_PU\_SVAPTE .BLKL

: Place to save UCB\$L\_SVAPTE.

```
Echoed response ring length (exponent)
Echoed command ring length (exponent)
Echoed diagnostic wrap bit
Echoed BITTS always set
                                           <RRNGLEN,3,M>,-
<CRNGLEN,3,M>,-
757
758
759
760
763
763
764
767
768
770
771
                                           <WR,,M>,-
<,1>-
<PORTTYPE,3,M>,-
                                                                                      Type of this port
                                                                                      Must be clear in STEP2
Must be set in STEP2
                                           <$1.,M>,-
                                           <$2, M>, -
<$3, M>, -
                                                                                      Must be clear in STEP2
Must be clear in STEP2
                                           <$4, M>,-
                                           <ER, , M>,-
                                                                                      If set then error in STEP1
                             UCB$W_HOSTSTEP2 .BLKW 1
_VIELD HS2,0,<-
<PI, M>,-
<RINGBASEL,15,M>,-
                 SDEF
                                                                                     What host writes to SA during STEP2. Fields in Host STEP2
                                                                                      Host requests adapter purge interrupts
Lo order of address of communication
area (in UNIBUS virtual space)
           772
773
774
775
                              UCB$W_PORTSTEP3 .BLKW_VIELD PS3.0.<-
<INTVEC.7.M>,-
                                                                                    What port responds at start of STEP3. Fields in Port STEP3
                 SDEF
00B6
00B6
           776
777
                                                                                      Echoed interrupt address/4 Echoed interrupt enable
                                           <IE,,M>,-
<,3>,-
<$1,,M>,-
           778
779
780
781
782
783
00B6
                                                                                       Reserved
00B6
                                                                                      Must be clear in STEP3
Must be clear in STEP3
00B6
                                           <$2.,M>,-
00B6
00B6
                                                                                      Must be set in STEP3
                                           <$3,,M>,-
                                                                                      Must be clear in STEP3
                                           <$4.,M>,-
0086
                                                                                      If set we had error in STEP2
                                           <ER,,M>,-
00B6
00B6
          786 SDEF
787
788
789
790
791
792 SDEF
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
8DEF
UCB$W_HOSTSTEP3 .BLKW
                                                                                     What host writes to SA during STEP3.
                              _VIELD HS3,0,<-
                                                                                     Fields in Host STEP3
                                           <RINGBASEH.15.M>,-
                                                                                      Hi order of address of comm. area
                                                                                      If set host requests execution of
                                           <PP., M>,-
                                                                                        purge and poll tests
                              UCBSW_PORTSTEP4 .BLKW
                                                                                     What port responds at start of STEP4.
                              VIELD PS4,0, <-
                                                                                     Fields in Port STEP4
                                           <UCODEVER.4.M>.-
<CHTRLTYP,7.M>,-
                                                                                      Microcode version number
                                                                                      Controller type
                                                                                      Must be clear in STEP4
Must be clear in STEP4
Must be clear in STEP4
                                           <$1,,M>,-
                                           <$2, M>, -
<$3, M>, -
                                                                                      Must be set in STEP4
                                           <$4.,M>,-
                                                                                      If set we had an error in STEP3
                                           <ER,, M>,-
00BA
OOBA
                              UCB$W_HOSTSTEP4 .BLKW
                                                                                     What host writes to SA during STEP4.
00BC
                              VIELD HS4,0, <-
                                                                                     Fields in Host STEP4
                                           <GO., M>,-
                                                                                      If set controller begins immediately
                                                                                      If set host wants Last fail response Maximum lonwords(-1) / NPR transfer
OOBC
                                           <LF, M>,-
<BURST,6,M>,-
00BC
00BC
                                           < .8> .-
                                                                                      Reserved
00BC
00BC
00BC
                              >
```

PUDRIVER V04-000 DRIVER STRUCTURES

```
DRIVER STRUCTURES

+ Driver Prologue Table
                             .SBTTL
          2345678901234567890123
2345678901234567890123
2345678901234567890123
                                         END=PUSEND, - ; End of driver laboration and appear type ; Adapter type ; FLAGS=DPTSM_SCS!DPTSM_SVP!DPTSM_NOUNLOAD, -
                             DPTAB
                                                                               :End of driver label
                                                                               Driver requires SCS to be loaded UVAX I needs System Virtual Page
                                         UCBSIZE=UCB$C_PUSIZE,-
                                                                               :UCB size
                                         NAME=PUDRIVER
                                                                               :Driver name
                             DPT_STORE INIT
                             DPT_STORE
                                                      UCB,UCB$B_FIPL,B,8
                                                                                           : Fork IPL
                                                     UCB, UCB$L_DEVCHAR, L, <-
DEV$M_SHR!-
DEV$M_AVL!-
DEV$M_ELG!-
DEV$M_IDV!-
DEV$M_ODV>
                                                                                           Device characteristics: Sharable
                             DPT_STORE
                                                                                              Available
                                                                                              Error logging device
Input device
                                                                                              Output device
                             DPT_STORE
                                                      UCB, UCB$B_DIPL, B, 21
                                                                                            :Device interrupt IPL
                             DPT_STORE REINIT
                                                      DDB,DDB$L_DDT,D,PU$DDT
CRB,CRB$L_INTD+4,-
                             DPT_STORE
                                                                                            :DDT address
                             DPT_STORE
                                                                                            :Interrupt routine addr
                                                      D.PUSINT
                                                      CRB.CRB$L INTD+VEC$L INITIAL, -
D, PU$CTLINIT ;Contro
                             DPT_STORE
                                                                                            Controller init addr
                                                      CRB.CRB$L_INTD+VEC$L_UNITINIT,-
D.PU$UNITINIT ;Unit init addr
                             DPT_STORE
005B
                             DPT_STORE
                                                      END
```

+ Driver Dispatch Table

```
16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 F
5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
```

```
.SBTTL +
                                                                          Driver Dispatch Table
                                                    DDTAB
                                                               DEVNAM=PU,-
START=PU$STARTIO,-
                                                                                                            QIO's are illegal temporarily function decision table
                                                                FUNCTB=PUSFUNCTABLE
                                                                UNITINIT=PUSUNITINIT,-
ERLGBF=REGSAVE+4+EMB$L_DV_REGSAV.-
                                                                                                            :Unit init routine addr
                                                                REGDMP=PU_REGDUMP
                                           We only support two functions; IO$_STOP and IO$_INITIALIZE. The first effectively closes the Port to all connections except those to the DUP SERVER. The second function reopens the Port and initializes
                                            Inputs:
                                                    R3 => IRP
R5 => UCB of Port
                                   PUSSTARTIO:
                                                               #IRPSV_FCODE.-
#IRPSS_FCODE.-
IRPSW_FUNC(R3),R0
                    EF
                                                    EXTZV
                                                                                                 : Extract function code.
     5020
                          003B
003E
0041
0043
                                                               #10$ STOP, RO
START STOP
#10$ INITIALIZE, RO
ILLIOFUNC
                                                                                                   See if IOS_STOP request.
EQL means yes it was.
See if IOS_INITIALIZE requested.
                    91
13
91
12
                                                    CMPB
             20
04
38
                                                    BEQL
                                                    CMPB
      50
                                                    BNEQ
                                                                                                    NEQ means not one of supported functions.
                    DD
10
                                                    PUSHL
                                                                                                    Save R5 => UCB.
             ŹF
                                                               SUCCESS
                                                                                                    Complete QIO request but get control
                                                    BSBB
                                                                                                     after REQCOM so as to continue.
                 8EDO
                                                    POPL
                                                                                                    Restore R5 => UCB.
                                                    REQPCHAN
                                                                                                    Re-allocate channel after REQCOM.
                    30
8A
                                                               UCB$L_PDT(R5),R4
FPC$MRESET
      0084 C5
                                                    MOVL
                                                                                                    R4 => PDT.
          OCA2
                                                    BSBW
                                                                                                    Do initialize.
                                                               WUDASM STOPPED. -
UCBSB UDAFLAGS (R5)
                                                    BICB
                                                                                                   Open up port.
      00A4 C5
                    05
                                                    RSB
                                                                                                 : Kill this thread.
                                         START_STOP:
                    DD
10
                                                    PUSHL
                                                               R5
                                                                                                    Save R5 => UCB.
                                                                                                   Complete QIO request but get control
                                                               SUCCESS
                                                    BSBB
                                                                                                    after REQCOM so as to continue.
             55 8EDO
                                                                                                    Restore R5 => UCB.
                                                    POPL
                                                    REQPCHAN
                                                                                                    Re-allocate channel after REQCOM.
             C5
02
C5
                                                               UCBSL PDT (R5), R4 #UDASM_STOPPED, -
                    D0
88
                                                                                                    R4 => PDT.
      0084
                                                    MOVL
                                                    BISB
                                                                                                   Close port.
      00A4
                                                               UCB$B_UDAFLAGS(R5)
                    05
                                    914
                                                    RSB
                                                                                                 : Kill this thread.
                                         SUCCESS:
                    D0
      50
             01
                                                    MOVL
                                                               #SSS_NORMAL_RO
                                                                                                 ; Return success code
; And branch around.
                                                                                                   Return success code.
                          007E
0080
0080
0085
0085
                                   917
918
919
             05
                                                    BRB
                                                               COMPLETE 10
                                         ILLIOFUNC:
                    30
50
      00F4 8F
                                                    MOVZUL
                                                               #SS$_ILLIOFUNC,RO
                                                                                                            ; We do not support other Q10's
                                         COMPLETE 10:
             51
                    D4
```

+ Driver Dispatch Table

0087 922 REQCOM

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1

PL V(

; Return to caller.

00B1

RSB

05

PUDRIVER VO4-000

P

PI

```
00DC
00DC
00DC
00DC
                                                                          NULL MESSAGE AND DATAGRAM INPUT ROUTINES NULL CDT
                                                    .SBTTL
                                  996
997
998
999
1000
1001
1002
1003
1004
1006
1007
1008
1009
                                           NULL CDT and NULL message input and datagram input routines.
                         OODC
                                           Inputs:
                                                                          (for routines)
                         00DC
                                                    R1
R2
R4
                                                                                                -Length of message
                          OODC
                                                                                                -Addr of message
                          OODC
                                                                                                -Addr of PDT
                          00DC
                          OODC
                                                    enabl lsb
                         00DC
00DC
00DC
00DE
00E0
00E0
00E0
00E7
00F6
00F6
00F9
                                  1011
1012
1013
1014
1015
                                        NULL_MSG_INPUT:
                                                                                                  Sequential messages for null connections
                                                                                                  are to be ignored.
Save R3.
             53
10
                    DD
11
                                                               R3
10$
                                                    PUSHL
                                                    BRB
                                                                                                  Branch around to deallocate buffer.
                                 1016
1017
1018
1019
1020
1021
1023
1025
1026
1027
1028
1030
1031
1033
                                        NULL_DG_INPUT:
                                                                                                  Datagrams for null connections are to
                                                                                                  be logged.
Save R3.
                    DD
DO
DO
16
                                                    PUSHL
      00DC
50
                                                               PDTSL_UCBO(R4),R3
WEMBSC_UM,R0
53
                                                    MOVL
                                                                                                  R3 => UCB. (input to ERL$LOGMESSAGE)
                                                    MOVL
                                                                                                  Log message type.
 00000000 GF
                                                               G*ERL$COGMESSAGE
                                                    JSB
                                                                                                  Call to log message.
                                        105:
             14 C2
A7 30
53 8ED0
      52
                                                               #UDAB$T_TEXT,R2
                                                                                                  R2 => buffer header.
                                                    SUBL
                                                              Q DEALLOC_BUF
                                                    BSBW
                                                                                                  Call internal entry to deallocate buffer.
                                                    POPL
                                                                                                  Restore R3.
                                        NULL_ROUTINE:
NULL_ERR_ROUT:
RSB
                                                                                                  Label of an RSB instruction.
                    05
                         00F9
                                                                                                ; Return to our caller.
                         OOF A
                00'00'
                                                    .ALIGN LONG, 0
                          OOFC
                                        NULL_CDT:
            0000019C
                          OOFC
                                                               CDT$K_LENGTH
                                                    .BLKB
                                                                                                ; Allocate space for the NULL CDT.
                          019C
                                                    .dsabl
                                                              lsb
```

93

12

OTAA 01AD

OIAD

BITE

BNEQ

#3.RO

REQUATAP\_730

Test for longword alignment and integral # longwords.

NEQ means not aligned or

PUD VO4

PUDRIVER V04-000 C 10

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 26
Request and Release DATAPATH transfer ve 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)

012A C4 0C 00000000 GF 3F A5 0129 C4	95 01A 12 01E 90 01E	AF 1094 AF 1095 AF 1096 REQDATAP 8SS: AF 1097 TSTB BS 1098 BNEQ BS 1099 JSB BB 1100 MOVB	possibly odd # of words being transferred. Else fall thru to use pre- allocated datapath. UQport on a BUA. PDT\$B_BDPUSECNT(R4) 10\$ G^IOC\$REQDATAPUDA CDRP\$L_UBARSRCE+UBMD\$B_DATAPATH(R5),- PDT\$B_DATAPATH(R4)  possibly odd # of words being transferred. Else fall thru to use pre- allocated datapath. UQport on a BUA. PO we have semi-perm BDP? Call to allocate a BDP. Record new semi-perm PDT\$B_DATAPATH(R4)  BDP in PDT.
0129 C4 3F A5 012A C4	90 010 90 010 96 010 05 010	C7 1105 INCB	PDT\$B_DATAPATH(R4),-  CDRP\$E_UBARSRCE+UBMD\$B_DATAPATH(R5) ; path to transfer.  PDT\$B_BDPUSE(NT(R4) ; Inc useage count.  Return to caller.
50 D2 A5 50 D0 A5 50 O3	93 010 010 010 93 010 010 010 010	CC 1108 RELDATAP_750: CC 1109 CC 1110 BISB3 CF 1111 C2 1112 BITB	
012A C4 06 00000000°GF	97 010 12 010 16 01E	07 1116 07 1117 07 1118	being transferred.  Else fall thru to use pre- allocated datapath.  UQport on a BUA.  PDT\$B_BDPUSE(NT(R4)  REQDATAP 730  G^10C\$REEDATAPUDA  DECR useage count.  NEQ means not end of burst.  Release BDP after burst.
	01E 01E 01E 01E 01E	3 1126 RELDATAP_730: 3 1127 3 1128	; Return to caller implicitly assigning ; direct datapath (i.e. datapath zero) ; Return to caller implicitly de-assigning ; direct datapath (i.e. datapath zero) ; Return to caller.

SENDDG, -SENDMSG, -SNDCNTMSG .- PUI

```
INITIALIZATION
```

```
.SBTTL INITIALIZATION
         The following table gives word offsets for fork process SCS calls. Offsets are relative to the address of the controller initialization
         routine, PUSCILINIT.
          Macro to generate the table and ASSUME statements about PDT format:
                  .MACRO SCS_OFFSET_TAB ENTRY_LIST
                                                                            No entries in table yet for each entry in the list... insert offset from ctl init,
                   $$$ENTRYNUM=0
                   .IRP
                    .IRP ENTRY ENTRY LIST
.WORD <FPCS'ENTRY"-PUSCTLINIT>
.IF NE $$$ENTRYNUM
                                                                             and for entries after the 1st specify assumed PDT adjacency.
                    ASSUME $$$PREV+4 EQ PDT$L 'ENTRY'
                   .ENDC
$$$PREV=PDT$L 'ENTRY'
$$$ENTRYNUM=$$$ENTRYNUM+1
                                                                             Set previous entry as this entry
                                                                             Step entry count
                    .ENDR
                   ASSUME $$$PREV+4 EQ PDT$C_SCSEND
                                                                          ; Final PDT assumption
                                                                            Offset table terminator
                  .ENDM SCS_OFFSET_TAB
       : Table itself:
1161
1162
       PU$SCSOFFSET::
1164
                  SCS_OFFSET_TAB <-
ACTEPT,-
ALLOCDG,-
ALLOCMSG,-
1165
                                                                          : Invoke macro to define offsets
1167
                             CONNECT, -
                             DEALLOCDG .-
                             DEALLOMSG .-
                             DEALRGMSG, -
                             DCONNECT .-
                             MAP --
MAPBYPASS,-
                             MAPIRP,-
MAPIRPBYP,-
                             QUEUEDG .-
                             QUEUEMDGS . -
                             RCHMSGBUF .-
                             RCLMSGBUF, -
REJECT, -
REQUATA, -
                             SENDDATA, -
```

PUDRIVER V04-000

; Return

RSB

PUDRIVER V04-000

PU

16-SEP-1984 5-SEP-1984	01:05:05 00:17:10	VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR; 1	Page

						, ,,,,,,,	
			022D 1255 022D 1256 022D 1257	Contro	oller fr	nitialization called fro	m unit 0 init.
		0220 1258 0220 1259 0220 1260	8 Inputs: 9 R5			-UCB address	
	0220 1261 0220 1262 0220 1263 0220 1263 0220 1263 0220 1266			Output	ts: RO		-Status code (SS\$_NORMAL,SS\$_INSFMEM, or 0 if no SVPN)
				5 BRW_OPCODE=^x31			Opcode of BRW instruction, used in concocting PATCH below.
			022D 1267 022D 1268 022D 1269 022D 1270	INIT_CT	.enabl	lsb	
	00000000°GF	11	022D 1271 022D 1272 022F 1273	00.	BRB	OS G^INISBRK	<pre>Branch around breakpoint. Breakpoint for debugging.</pre>
	0084 C5 7A FE99 CF 12	D5 12 D5 13	0235 1275 0239 1276 0238 1277 0236 1278	0\$:	TSTL BNEQ TSTL BEQL	UCB\$L_PDT(R5) POWER_INIT PU\$L_TRACE_VARIABLE 5\$	; See if first time thru here. ; NEQ implies this is POWER FAILURE. ; See if any tracing requested. ; EQL implies NO tracing.
			0241 1279 0241 1280 0241 1281 0241 1282 0241 1283	: Here : where : recei : patch	if tractive we would we would would be would be with the world by the	ing has been enabled. I ld like to trace; once i message. In order to ac instruction into the two	here are two places in the inline code n Send Sequence message, and once when complish this, we here dynamically appropriate locations.
OFBO*CF	00001E31*8F	00	0241 1284 0241 1285 0242 1286 0242 1287 024A 1288		MOVL	#BRW OPCODE!- <enable command="" offset<br="">W^ENABLE COMMAND_START</enable>	: If tracing enabled, patch code  a8>,-: into Send Message Logic to trace outgoing message. Here patch code into Receive Logic
12BD°CF	00009031 °8f		024B 1289 024B 1290	50.	HOVE	<pre><enable offse="" pre="" response="" star<="" wenable=""></enable></pre>	LINOVA , CO CINCE I ECE IVEG MESSAGE.
	68 A5	A8	0253 1291 0253 1292 0255 1293 0257 1294	58:	BISW	#UCB\$M_PU_FRKBSY,- UCB\$W_DEVSTS(R5)	: Indicate the UCB fork block is in use. Setting this bit defers processing powerfailure recovery until after initialization completes.
			0257 1296		IOFORK		; Lower IPL.
			0250 1298		REGPCH	AN	; Permanently allocate channel.
	80 8F	90	0263 1300		MOVB	#DC\$ BUS,- UCB\$B DEVCLASS(R5) #DT\$ UQPORT,- UCB\$B_DEVTYPE(R5)	; Initialize constant UCB fields.
	80 8F 40 A5 03 41 A5	90	0255 1293 0257 1294 0257 1295 0257 1296 0250 1297 0250 1298 0263 1299 0263 1300 0266 1301 0268 1302 026A 1303		MOVB		: Type of UQPORT will be determined : later.
			026C 1304 026C 1305	; Initia	alize C	RB wakeup mechanism.	
	53 24 AS 10 A3 55 18 A3 01 FE7D CF	24 A5 D0 55 D0 01 CE 7D CF 9E	026C 1306 026C 1307 0270 1308 0274 1309 0278 1310 027C 1311		MOVL MOVL MNE GL	UCB\$L CRB(R5),R3 R5,CRB\$L_AUXSTRUC(R3) #1,CRB\$L_DUETIME(R3) NULL_ROUTINE,- CRB\$E_TOUTROUT(R3)	; R3 => (RB. ; (RB => U(B as auxillary structure. ; Set infinite time.
	FE7D CF 9E	9E	0278 1310 027C 1311		MOVAB	NULL_ROUTINE CRB\$E_TOUTROUT(R3)	; Inocuous routine for now.

31 (2)

Page

00000000 GF JSB G^10C\$THREADCRB : Put CRB on wakeup list. 007C 2A 50 0258 24 50 046E BUILD PDT RO.15\$ INIT\_UDA\_BUFFERS RO.15\$ 3090 BSBW Allocate and fill in PDT. BLBC Return error status to caller. Map area in PDT containing buffers. BSBW Return error status to caller. Initialize values in UCB to use in UDA hardware initialization. BLBC INIT\_INIT\_STEPS BSBW E9 Return error status to caller. Create and fill in system block and path block. 1E 50 0926 RO 158 BUILD\_PB\_SB BSBW **E9** 18 50 BLBC RO,158 Return error status to caller. 105: 90 #NO CONSEC INITS - UCB\$B\_INITENT(R5) 00A5 C5 MOVB Initialize UCB field that counts hardware init retries. 30 E9 30 A8 056D 0D 50 09C1 BSBW HARDWARE\_INIT Init UDA hardware. RO, 158
UPDATE PB SB
WUCBSM ONLINE, UCBSW STS(R5)
POLL RSPRING LBC implies couldn't Init hardware. Update fields in the Path and System block BLBC BSBW 10 64 A5 BISW After hardware init, we are online. This call has the effect of clearing the UCB\$M\_PU\_FRKBSY bit in UCB\$W\_DEV\$T\$ and also of finding any 30 OFAC BSBW responses that may have backed up due to the bit's having been set. 50 01 DO MOVL #SS\$\_NORMAL\_RO Set return code. 155: 05 RSB POWER\_INIT: WUCBSV\_PU\_FRKBSY,-UCBSW\_DEVSTS(R5),20\$ 01 68 A5 E3 BBCS Appropriate UCB fork block if free, else continue and RSB. If fork block busy, relie on Interrupt Service Routine to GOTO POST\_POWER\_FORK. 05 RSB 205: IOFORK Lower IPL so as to continue with signaling SYSAPS that the VC fell. 18 11 Branch around Fork block appropriation. POST\_POWER\_FORK: ; Here we turn off CRB wakeup mechanism. UCB\$L CRB(R5),R0 #1,CRB\$L DUETIME(R0) NULL ROUTINE,-CRB\$E\_TOUTROUT(R0) DO CE 9E 50 24 18 A0 A5 01 ; RO => CRB. MOVL : Set infinite time. MNEGL FEZA CF MOVAB AO : Inocuous routine for now. 02D1 02D3 02D6 02D8 02D8 #UCB\$V\_PU\_FRKBSY.-UCB\$W\_DEVSTS(R5),30\$ E3 BBCS Appropriate the UCB fork block if NOT 05 68 A5 busy and branch around. 1364 1365 1366 1367 1368 Indicate that whoever has fork block busy, should reset upon wakeup. Return to caller to kill thread. A8 #UCBSM\_PU\_MRESET,-BISW UCBSW\_DEVSTS (R5) 68 05 RSB 303: 0208 #UCB\$M\_PU\_MRESET,-10 AA BICW : Clear bit possibly set above.

+ CONTROLL	ER INIT	I 10 16-SEP-1984 ( 5-SEP-1984 (	01:05:05 VAX/VMS Macro V04-00 Page 32 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
68 A5 02DD AA 02DF 02E0 02E0	1369 1370 BICW 1371 1372	UCB\$W_DEVSTS(R5) #UCB\$M_ONLINE!- UCB\$M_POWER,- UCB\$W_STS(R5)	; If here we are not online, ; and the power failure is being handled
02E3 02E3 02E3 02E3 02E3	1373 1374 1375; Here we call 1376 1377 MOVL		outine for each connection. ; R3 = highest possible connection index.
54 0084 C5 D0 02E6 53 DD 02EB 55 DD 02ED 53 00E4 C443 D0 02EF 0C B3 16 02F5	1378 40\$: 1379 MOVL 1380 PUSHL 1381 PUSHL	UCB\$L_PDT(R5),R4 R3 R5	: R4 => PDT. : Save connection index. : Save R5 => UCB.
02F8 02F8 02F8	1382 MOVL 1383 JSB 1384 1385 1386	PDT\$L PU CDTARY(R4)[R3 acdt\$E_ERRADDR(R3)	; NOTE: that for closed connections, ; the error routine is the NULL ; one that is just an RSB.
55 8EDO 02F8 53 8EDO 02F8 E5 53 F4 02FE 99 11 0301 0303	1387 POPL 1388 POPL 1389 SOBGEQ 1390 BRB 1391 .dsabl	R5 R3 R3,40\$ 10\$ Lsb	<pre>; Restore R5 =&gt; UCB. ; Restore R3 = connection index. ; Loop thru all possible indices. ; Branch back to re-init port.</pre>

PUDRIVER V04-000

Page 33

PL V(

.SBTTL + Build PDT

BUILD PDT - allocate and fill in non variable data in the UDA port PDT. This routine has processor dependent code to separate code streams for uVAX I ports, and for all other systems. The uVAX I needs special treatment for various reasons.

- 1. First, for uVAX I, the communications area, the buffers, and the Pseudo Map Registers (these are not needed at all for other systems) must all be in physically contiguous memory pages. To accommodate this, for uVAX I we allocate the entire PDT in physically contiguous memory.
- 2. Second, the base of the Pseudo Map Registers must be on a page boundary. To accommodate this need, the first four pages of the contiguous region we allocate for the PDT is used for this purpose. A pointer to this region is left in PDT\$L\_PQ\_MAP.
- 3. For uVAX I, the communications area must not straddle a 64KB boundary. Currently, the communications area is much less than a page in length and if it can be shown that the communications area does not straddle a page boundary, this would be sufficient to show that it does not straddle a 64KB boundary. Since the PDT is located on a page boundary, we determine the byte offset of the base of the communications area (symbol COMAREA\_BOFF).

COMAREA\_BOFF = PDT\$L\_COMAREA & 511

This allows us to establish an ASSUME statement that proves that the communications area does not straddle a page boundary.

ASSUME COMAREA\_BOFF+PDT\$C\_COMAREALN LE 512

future changes to the PDT might break this ASSUME, and a possible re-arrangement of the layout of the PDT would be called for at that time.

4. Finally, the routines that implement SCS functions 'MAP\_IRP' and 'UNMAP' are different on uVAX I systems, so therefore the PDT dispatch vectors for these functions are treated separately for uVAX I.

Inputs:

-Addr of UCB

Outputs:

-Status code (SS\$\_NORMAL,SS\$\_INSFMEM)

PDT adjacency assumptions:

ASSUME PDTSW\_SIZE EQ B EQ PDTSB\_TYPE

00000000

+ Build PDT

```
EQ POTSE SUBTYP
                                               PDTSB_TYPE+1
PDTSB_SUBTYP+1
                                      ASSUME
                                     ASSUME
                                                          .enabl
                                     BUILD_PDT:
                                               CPUDISP <<780,ALLOC_PDT_NOTUV1>,-
<750,ALLOC_PDT_NOTUV1>,-
<730,ALLOC_PDT_NOTUV1>,-
<790,ALLOC_PDT_NOTUV1>,-
<UV1,ALLOC_PDT_UV1>,-
<8SS,ALLOC_PDT_8SS>,-
                                                                                                    Dispatch to allocate a CPU depende
                                                                                                    sized PDT.
                                     ALLOC_PDT_8SS:
                                                                                          See if we are on a UNIBUS adapter
                                                                                           or else on a BDA.
                                                         UCB$L_CRB(R5),R0
CRB$L_INTD+VEC$L_ADP(R0),R0
#AT$_UBA,ADP$W_ADPTYPE(R0)
                  DO
DO
B1
13
                                1468
                                                                                                    RO => CRB.
                                                MOVL
                                                MOVL
                                                                                                    RO => ADP.
                                                                                                    See if on UNIBUS adapter.
                                                CMPW
                                               BEOL
                                                          ALLOC_PDT_NOTUV1
                                                                                                    If yes, branch.
                                        Here we must be on a BDA. Appropriate code may one day be placed here. Till then,
                                               BUG_CHECK
                                                                   UDAPORT FATAL
                                     ALLOC_PDT_NOTUV1:
51
      0C94 8F
                  3C
                                               MOVZWL #PDT$C_PULENGTH,R1
                                                                                          R1 contains PDT size needed for other
                                                                                           CPU's.
                                1480
        0955
23 50
0138
                  30
E8
31
                                                         ALLOC POOL
RO, 20$
100$
                                               BSBW
                                                                                          Allocate R1 bytes from pool
                                               BLBS
                                                                                          Branch if success to common code.
                                               BRW
                                                                                          Else goto return error
                                     ALLOC_PDT_UV1:
                                                                                          uVAX I needs physically contiguous
                                                                                           memory long enough for the map registers (4 pages) and the PDT.
           00001000
                                     UV1_PDT_LENGTH = <PDT$C_UV1LENGTH + 511> & <^c511>
                               1490 UV1 PDT PAGES = UV1 PDT LENGTH / 512
                                                                                        : Pages needed for uVAX I PDT.
                               1491
1492
      51
            08
                  DO
                                               MOVL
                                                         #UV1_PDT_PAGES,R1
                                                                                        ; R1 contains pages needed for uVAX I
                                                                                           PDT.
 00000000°GF
03 50
                  16
E8
31
                                                JSB
                                                         G^EXESALOPHYCHTG
                                                                                          Allocate physically contiguous memory.
          )3 50
0129
                                496
                                               BLBS
                                                         RO.10$
                                                                                          LBS means successful allocation.
                                               BRW
                                                                                          Else goto error return.
                                     105:
                  88
20
            3f
00
8f
                                                PUSHR
                                                         #^M<RO,R1,R2,R3,R4,R5>
#0,(SP),#0,-
                                                                                          Save MOVC registers
00
      6E
1000
                                                MOVC5
                                                                                          Zero initialize structure
                                                         # <UV1_PDT_PAGES>+512,-
                   BA
                                                POPR
                                                          #^M<RO,R1,R2,R3,R4,R5>
                                                                                       : Restore MOVC registers
51
      1000 8F
                                                MOVW
                                                         #UV1_PDT_LENGTH,R1
                                                                                        : Set size of uVAX I PDT into R1.
                                      201:
```

PUDRIVER V04-000				+ Build PD1			16-SEP-1984 01: 5-SEP-1984 00:	05:05 VAX/VMS Macro V04-00 Page 35 17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
	0084 000C 53 10		02	DO 0350 DO 0362 DO 0367 DO 0368 7C 036F BO 0371 0373 90 0375	1507 1508 1509 1510 1511 1512 1513 1514	MOVL MOVL MOVL CLRQ MOVW	R2.UCB\$L_PDT(R5) R5.PDT\$L_UCB0(R2) UCB\$L_CRB(R5).R3 R2.CRB\$L_AUXSTRUC(R3) (R2)+ #PDT\$M_SNGLHOST PDT\$H_PORTCHAR-8(R2) #PDT\$C_PU PDT\$B_PDT_TYPE-8(R2)	; Save PDT addr ; PDT => UC8. ; Get CRB addr ; and save PDT addr in CRB ; Init PDT, unused longwds, ; Indicate port to single host bus, (-8 ; takes into account (R2) + above). ; Indicate type of PDT created, (-8 ; takes into account (R2) + above).
		82	51	BO 0379	1517 1518	ASSUME	PDTSW SIZE EQ	8 : PDT size,
	82	0560	8F	037C 037C 037C B0 037C	1519 1520 1521 1522	ASSUME ASSUME MOVW	PDTSB_TYPE EQ PDTSB_SUBTYP EQ # <dynsc_scs_pdta8 +="" dyns<="" td=""><td>10 11 SC_SCS&gt;,(R2)+ ; structure subtype and type</td></dynsc_scs_pdta8>	10 11 SC_SCS>,(R2)+ ; structure subtype and type
	53	30	A3	0581	1523 1524	MOVL		
	51	FE5B		3E 0385 0385 038A	1525 1526 1527	MOVAW	PU\$SCSOFFSET,R1	.(R3),R3 ; Get addr of controller ; init routine ; Get addr of table of offsets ; to SCS entries in PUDRIVER
	82	50 53	81 06 50	038A 32 038A 13 038D C1 038F 0393	1528 1529 30\$: 1530 1531 1532	CVTWL BEQL ADDL3	(R1)+,R0 40\$ R0,R3,(R2)+	Get offset to next SCS routine Branch if no more Add offset from controller init to addr of controller init
			F5	11 0393 0395	1534	BRB	30\$	; and store in PDT ; Get next offset
	51 50	0084 24 38 00E0	A5 AO	0395 00 0395 00 039A 00 039E 03A1	1520 1521 1522 1523 1524 1525 1526 1527 1528 1530 1531 1532 1533 1534 1535 1534 1537 1538 1537 1538 1539	MOVL MOVL	UCB\$L_PDT(R5),R1 UCB\$L_CRB(R5),R0 CRB\$L_INTD+VEC\$L_ADP(R0) PDT\$L_ADP(R1), IDB\$L_C\$R EQ	R1 => PDT. R0 => CRB. Save ADP address in PDT.
		50	80	00 03A4	1541 1542	ASSUME	acresc_into+vecsL_ide(ro	)),- ; Save CSR addr in PDT.
00BC	<b>C1</b>	2C 0100 FE00	8F	3C 03AA 03B1	1543 1544 1545	MOVZWL	acrbsc intd+vecst idb(ro PDTSL PU csr(r1) #<1277512> - PDTSL MAXBENT(R1)	: Define maximum byte count supported : for block transfers as 127 blocks.
				00 03A4 03A7 3C 03AA 03B1 03B1 03B1 03B1 03B1 03B1 03B1 03B1	1542 1543 1544 1545 1546 1547 1548 1550 1551 1552 1553 1555 1556 1557 1558 1559 1560 1561 1561 1562	CPUDISP	<<780,NO_OVERLAYMAP>,- <750,NO_OVERLAYMAP>,- <730,NO_OVERLAYMAP>,- <790,NO_OVERLAYMAP>,- <uv1,overlaymap>,- &lt;8SS,OVERLAYMAP_8SS&gt;,-</uv1,overlaymap>	; Dispatch around overlaying of MAP; and UNMAP pointers uVAX I.
				USCB	1555 1556 OVERLA	YMAP_8SS:		; If on a UNIBUS adapter, goto
	50	00E0	01	03CB 03CB 03CB 81 03D0 03D2 13 03D4 03D6 03D6	1557 1558 1559	MOVL	PDTSL_ADP(R1),R0	NO OVERLAYMAP. RO => ADP. See if on UNIBUS adapter.
		0E	AO 1A	13 0304	1260	BEQL	ADPSW ADPTYPE (RO) NO_OVERLAYMAP	; EQL implies UNIBUS adapter.

PL V(

			• Ruí	ild PDT		M 10 16-SEP-1984 01 5-SEP-1984 00	1:05:05 VAX/VMS Macro V04-00 Page 36 0:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
				0306 1564	; Here we over		ctors for these functions.
	112F ° 34 11BD ° 64	CF A1 CF A1 OC	9E 9E 11	03D6 1566 03DA 1567 03DC 1568 03E0 1569 03E2 1570	MOVAB MOVAB BRB	w^fPC\$MAPIRP BDA,~ PDT\$L MAPIRP(R1) w^fPC\$UNMAP BDA,~ PDT\$L UNMAP(R1) NO_OVERLAYMAP	Dverlay PDT dispatch vector for MAPIRP on BDA.  Overlay PDT dispatch vector for UNMAP on BDA.  Branch around to join common code.
				03E4 1571 03E4 1572 03E4 1573	OVERLAYMAP:		
				03E4 1574 03E4 1575 03E4 1576	; for the uVAX ; Here we over	I Q-BUS port the MAPIRP lay the PDT dispatch vec	and UNMAPIRP functions are distinct.
	1014' 34 1162'	A1 CF	9E	03E4 1577 03E8 1578 03EA 1579 03EE 1580	MOVAB	W^FPC\$MAPIRP_UV1,- PDT\$L_MAPIRPTR1) W^FPC\$UNMAP_UV1,- PDT\$L_UNMAPTR1)	Overlay PDT dispatch vector for MAPIRP on uVAX I. Overlay PDT dispatch vector for UNMAP on uVAX I.
				03EE 1580 03F0 1581 03F0 1582 03F0 1583	NO_OVERLAYMAP:		
				03F0 1583 03F0 1584 03F0 1585	; Init NULL COT	with addresses of messa	age and datagram input routines.
	FD05 FCE5 FD02 FCF7 FD03 FD2B FD28	CF CF CF	9E 9E 9E 9E	03F0 1586 03F4 1587 03F7 1588 03FB 1589 03FE 1590 0402 1591 0405 1592 0409 1593 040C 1594 0410 1595	MOVAB	NULL MSG INPUT, - NULL CDT*CDT\$L MSG!NPUT NULL DG INPUT, = NULL CDT+CDT\$L DGINPUT NULL ERR ROUT, = NULL CDT*CDT\$L ERRADDR NULL CDT+CDT\$L CRWAITQF	Address of message input routine. Address of datagram input routine. Address of error routine.  L Init dummy list header.  L BL
				0413 1596 0413 1597 0413 1598	; Init CDT poin	ters to all point to NUL	
00E8	FCE5 C1 C1 C1	CF 50 50 50	9E 00 00 00	0413 1599 0418 1600 041D 1601 0422 1602 0427 1603	MOVAB MOVL MOVL MOVL	NULL_CDT,RO RO,PDT\$L_PU_VCO(R1) RO,PDT\$L_PU_VC1(R1) RO,PDT\$L_PU_VC2(R1) RO,PDT\$L_PU_VC255(R1)	; RO => NULL CDT. : VCO CDT pointer => NULL CDT. : VC1 CDT pointer => NULL CDT. : VC2 CDT pointer => NULL CDT. : VC255 CDT pointer => NULL CDT.
01	FCA8	CF	D1	0431 1607 0431 1608 0431 1609	CMPL	PU\$L_TRACE_VARIABLE,#1	Determine what kind (if any) tracing is desired. O implies no tracing, 1 implies only try to allocate resources for 'PT' tracing, and 2 implies always try to allocate.
		3F	19	0431 1610 0431 1611 0433 1612	BLSS	90\$	: LSS implies 0, so branch around since
		08	14	0433 1613 0435 1614 0435 1615	BGTR	80\$	GTR implies 2, so branch around to try to allocate trace tables.
				0435 1616 0435 1617 0435 1618			: If here we only want 'PT' tracing, then test for a 'PT' port and if not there, branch around.
51	28	A5	00	0435 1619 0435 1620	MOVL	UCB\$L_DDB(R5),R1	: R1 => DDB. See if 'PU" or 'PT" device

PI V

PUDR I VER V04-000					+ TR	ACE_COMMAND	and TR	ACE_RESPO	16-SEP-1984 01: S-SEP-1984 00:	05: 17:	05 VAX/VMS Macro V04-00 Page 3 10 [DRIVER.SRC]PUDRIVER.MAR;1 (	(2)
						0476 1645	5	.SBTTL	+ TRACE_COMMAND an	nd T	RACE_RESPONSE	
						0476 1646 0476 1646 0476 1646 0476 1646 0476 1650 0476 1650 0476 1653 0476 1653 0476 1653 0476 1653 0476 1653 0476 1653	Rout	ines to re Trace to a dump.	ecord command and respons able entries are 96 bytes	se b	uffer contents in the trace table. ng so that they line up nicely in	
						0476 1649 0476 1650 0476 1651 0476 1653 0476 1654 0476 1655	TRACE	COMMAND:		; 1	NPUTS: R2 => Command buffer, R4 => PDT.	
			7E 50	50 52 06	7D D0 11	0476 1655 0479 1656 047C 1657	3	MOVQ MOVL BRB	RO,-(SP) R2,RO TRÁCE_COMMON	: R	ave RO and R1. O => buffer to trace. ranch around to common code.	
						047E 1658 047E 1659 047E 1660 047E 1661	TRACE	RESPONSE:		: 1	NPUTS: R3 => Response buffer, R4 => PDT.	
			7E 50	50 53	7D D0	047E 1663		MOVQ	RO,-(SP) R3,R0	; S	ave RO and R1. O => buffer to trace.	
						0484 1664 0484 1665 0484 1666	TRACE	COMMON:				
			0088	C4 57	D5 13	0484 1667 0488 1668 048A 1669	7	TSTL BEQL	PDT\$L_TRTABLE(R4) 30\$	;	est for existence of trace table. QL implies unable to allocate table.	
						048A 1669 048A 1670 0490 1671		DSBINT		; P	revent interrupts during allocation	
		51 51	0080 0090	C4 C4	D0	0490 1671 0490 1673 0495 1673 049A 1674		MOVL	PDT\$L_TRTBLPTR(R4),R1 PDT\$L_TRTBLEND(R4),R1	: 5	of trace table entry.  1 => area in trace table to use.  ee if we should circle back to start	
		51	0088	05 C4	14	049A 1675 049C 1676 04A1 1677		BGTR MOVL	20\$ PDT\$L_TRTABLE(R4),R1	: G	of trace table. TR implies NO. 1 => base of trace table.	
0080 04	51	000	00060	8F	<b>C1</b>	04A1 1678	3	ADDL3	#96,R1,PDT\$L_TRTBLPTR(R4	();	Point to next entry.	
			81 81 81 81 81 81 81 81	80 80 80 80 80 80 80 80 86 86 86 86 86 86 86 86 86 86 86 86 86	70 70 70 70 70 70 70 70 70 70 70 70 70 7	04AB 1679 04AE 1680 04B1 1681 04B4 1682 04B7 1681 04BA 1684 04BD 1689 04CO 1689 04CO 1689 04CC 1690 04CF 1691 04DB 1692 04DB 1693	)	ENBINT MOVQ MOVQ MOVQ MOVQ MOVQ MOVQ MOVQ MOVQ	(RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+ (RO)+ (R1)+	; 1	ndo DSBINT. welve long words are 96 bytes.	
	FC	50 A1		80 6E AE C4 C0	7D 7D DO DO C2 CE	0409 1689 0400 1690 0405 1690 0408 1690 040E 1694		MOVQ MOVL MOVL SUBL MNEGL	(RO)+ (R1)+ (SP) (R1)+ 8(SP), (R1)+ PDT\$L_UCBO(R4), RO UCB\$L_DDT(RO), -4(R1) #1, (RT)+	: A	race saved RO, Ri. lso trace caller's return point. 0 => UCB. ake traced return point relative. lag marks end of trace entry.	
			50	8E	70 05	04E1 1696 04E1 1696 04E4 1697	30\$:	MOVQ RSB	(SP)+,RO		estore RO and R1.	

```
16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Pag
5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
```

```
.SBTTL +
                                                                                                                                 INIT_UDA_BUFFERS
                                                     1699
1700
1701
1702
1703
1704
1705
1706
                                     INIT_UDA_BUffERS - accomplishes the following:
                                                                                       1. It fills in UCB$W_PU_BCNT, UCB$W_PU_BOFF and UCB$L_PU_SVAPTE and clears CRB$L_INTD+VEC$W_MAPREG. It then copies them to UCB$W_BCNT, UCB$W_BOFF and UCB$L_SVAPTE so that the standard UNIBUS map register allocation routine will allocate enough
                                                                                                           of these map registers to map the area located at PDT$L_COMAREA which is PDT$C_RINGLEN long.

It then calls IOC$ALOUBMAPRM to permanently allocate the map registers. The value left in UCB$L_PU_SVAPTE, along with the values left in CRB$L_INTD+VEC$W_MAPREG by IOC$ALOUBMAPRM, allow the later loading of the allocated map registers. (Note the map registers are loaded at intialization time and after every reset of the port.)
                                                     1708
1709
1710
1711
1712
1713
                                                     1714
                                                     1715
                                                     1716
1717
                                                                                      2. It calculates the UNIBUS virtual address of the text portion of each of the 2*UDA$K_RINGSIZE buffers and stores this virtual address in the low order 18 bits of the buffer header, at offset UDAB$L_DESCRIP. The UDA_M_OWN and UDA_M_FLAG bits are also set on in UDAB$L_DESCRIP so that this value can now be moved directly into a ring slot (be it command or response ring) to effect the transfer
                                                     1718
                                                     1719
                                                                                                             of this buffer to the port.
                                                                        Inputs:
                                     04E5
04E5
04E5
04E5
04E5
                                                                                                                                                                            -Addr of UCB
                                                                        Outputs:
                                                                                                                                                                            -Status code (SS$_NORMAL or 0 if no SVPN)
                                                                                       R1-R4
                                                                                                                                                                            -Destroyed
                                                                                                                                                                            -Preserved
                                                                                        .enabl lsb
                                                                  INIT_UDA_BUFFERS:
0084 C5
                           DO
                                                                                        MOVL
                                                                                                            UCB$L_PDT(R5),R4
                                                                                                                                                                                                 : R4 => PDT.
                                                                                       CPUDISP <<780.COM_INIT_UDA_BUFS>,-
<750.COM_INIT_UDA_BUFS>,-
<730.COM_INIT_UDA_BUFS>,-
<790.COM_INIT_UDA_BUFS>,-
<UV1.INIT_UDA_BUFS_UV1>,-
<8SS.INIT_UDA_BUFS_8SS>,-
                                                                                                                                                                                                      Dispatch to allow special
                                                                                                                                                                                                         casing of uVAX I.
                                                     1748
1749
1750
1751
1752
1753
1754
                                                                   INIT_UDA_BUFS_8SS:
                                                                                                            PDTSL ADP(R4),R0
#ATS UBA,-
ADPSD ADPTYPE(R0)
COM INIT_UDA_BUFS
INIT_BDA_BUFS
                           D0
B1
                                                                                                                                                                                 RO => ADP.
 00E0
                                                                                                                                                                                See if on UNIBUS adapter.
                                                                                        CMPW
             A0
03
      0E
                                                                                                                                                                                EQL implies UNIBUS adapter.
Else branch to init BDA buffers.
                                                                                        BEQL
                                                                                        BRW
         01BD
```

+ INIT\_UDA\_BUFFERS

```
1756 COM_INIT_UDA_BUFS:
                                                         1758
1759
                                                                   Initialize fields in UCB so as to allow standard IOSUBNPAG routines
                                                                              to allocate MAP registers.
                                                        1760
1761
1762
1763
1764
1765
1766
1767
1776
1771
1772
1773
1776
1777
                        0A88
00C2
0200
FE00
                                                                                          #PDTSC RINGLEN, -
UCBSW PU BCNT(R5)
PDTSL COMAREA(R4), R2
                                        BO
                                                                              MOVW
                                                                                                                                 ; Length of area to map.
                                        9E
AB
                                                                             MOVAB
BICUS
                                                                                                                                 : R2 => area to map.
                                                                                          # XFE00, R2,-
00C0 C5
                                                                                          UCB$W_PU_BOFF(R5) ; Get
$^#VA$V_VPN.-
$^#VA$S_VPN.R2.R2 ; R2
G^MMG$GC_SPTBASE.R0 ; R0
(R0)[R2],UCB$L_PU_SVAPTE(R5)
                                                                                                                                  : Get offset of area to map.
                                        EF
                                                                             EXTZV
                                                                                                                                    R2 = virtual page # of area.
R0 => system page table.
                 52 52 15
00000000 GF
                                        DO
DE
                                                                              MOVL
                                                                                                                                        => system page table.
             OOBC C5
                                                                              MOVAL
                           24 A5
                                        D0
D4
                                                                                          UCB$L_CRB(R5),R3
CRB$L_INTD+VEC$W_MAPREG(R3)
                                                                             MOVL
                                                                                                                                    R3 => CRB.
                                                                              CLRL
                                               053F
                                                                                                                                    Initialize to direct datapath (0). Label of VAX-11/780 specific code.
                                                                             CPUDISP <<780, DATAPATH 780>, -
<750, DATAPATH 750>, -
<730, DATAPATH 730>, -
<790, DATAPATH 790>, -
<855, DATAPATH 855>, -
                                               053F
                                               053F
                                                                                                                                     Label of VAX-11/750 specific code.
                                                                                                                                     Label of VAX-11/730 specific code.
                                               053F
                                                        1778
1779
                                               053F
                                                                                                                                    label of VAX-11/790 specific code.
                                               053F
                                                                                                                                 ; label of VAX-11/8SS specific code.
                                                        1780
                                               053F
                                                        1781
1782
1783
                                              0555
0555
                                                                DATAPATH 855:
                        FC56 CF
FC40 CF
FC77 CF
                                                                                          REQDATAP 855 - REQDATAPATH TV
                                                                              MOVAB
                                                                                                                                    Overlay transfer vector when running on a VAX-11/8SS.
                                        9E
                                                        1784
1785
                                                                                                                                    Overlay transfer vector when running on a VAX-11/8SS.
                                                                                          RELDATAP 855,-
                                                                             MOVAB
                                              0560
0563
0565
                        FC3D CF
                                                                                          RELDATAPATH TV
                                                        1786
1787
1788
1789
1790
1791
                                        11
                                                                                          DATAPATH_780
                                                                                                                                    And branch around
                                                                             BRB
                                                                DATAPATH 750:
                        FC3B CF
FC30 CF
FC5C CF
                                                                                          REQUATAP 750 - REQUATAPATH TV
                                                                              MOVAB
                                                                                                                                    Overlay transfer vector when running on a VAX-11/750.
                                               0569
                                        9E
                                                                                          RELDATAP 750,-
RELDATAPATH TV
                                              0560
                                                                                                                                    Overlay transfer vector when running on a VAX-11/750.
                                                                             MOVAB
                                                        1792
1793
1794
1795
1796
1797
1798
                        FC2D CF
                                        11
                                                                                                                                  : And branch around.
                                                                                          DATAPATH 780
                                                                             BRB
                                                                DATAPATH_730:
                        FC6A CF
FC20 CF
FC63 CF
                                                                                          REQUATAP 730 .- REQUATAPATH TV
                                                                              MOVAB
                                                                                                                                  ; Overlay transfer vector when running
                                                                                                                                      on a VAX-11/730.
                                        9E
                                                                                          RELDATAP 730 .- RELDATAPATH TV
                                                                                                                                    Overlay transfer vector when running on a VAX-11/730. Then fall thru.
                                                                             MOVAB
                        FC1D CF
                                                        1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
                                                                DATAPATH 780:
DATAPATH 790:
ASSUME
                                                                                                                                    11/790 mimics the 11/780.
                                                                                          PDT$B_BDPUSECNT EQ
PDT$B_DATAPATH(R4)
                                                                                                                                 PDT$B_DATAPATH+1
                        0129 64
                                        84
                                                                              CLRW
                                                                                                                                 : Clear # of semi-perm BDP and use count.
                                        94
                           37 A3
                                                                              CLRB
                                                                                          CRB$L_INTD+VEC$B_DATAPATH(R3) ; Clear CRB field.
                                                                                          UCBSW_BOFF
UCBSW_PU_BOFF
UCBSW_PU_BCNT
                                                                                                                                 UCB$L_SVAPTE+4
UCB$W_BOFF+2
UCB$L_PU_SVAPTE+4
UCB$W_PU_BOFF+2
                                                                                                                    EQEQ
                                                                              ASSUME
                                                                              ASSUME
                                                                              ASSUME
                                                                              ASSUME
                                                         1812
```

00BC C5 78 A5	7D 05BA 1813 MOVQ	UCB\$L_PU_SVAPTE(R5),- : Copy parameters to standard UCB\$L_SVAPTE(R5) : locations. G^10C\$ALOUBMAPRM : Permanently allocate map registers.
00000000°GF	16 0590 1815 JSB	G-10CSALOUBMAPRM ; Permanently allocate map registers.
		ate the UNIBUS virtual address of each buffer.
50 00C0 C5 51 24 A5	3C 0596 1819 MOVZW DO 059B 1820 MOVL 059F 1821	L UCB\$W_PU_BOFF(R5),R0 ; Byte offset of mapped area. UCB\$L_CRB(R5),R1 ; R1 => CRB
50 09 09 34 A1	FO 059F 1822 INSV 05A5 1823	CRB\$L_INTD+VEC\$W_MAPREG(R1),#9,#9,R0 ; R0 contains UNIBUS ; VA of base of area.
50	DD 05A5 1825 PUSHL	RO ; Save on stack.
50	D4 05A7 1827 CLRL	RO ; Initialize loop counter.
51 0290 04	9E 05A9 1828 9E 05A9 1829 MOVAB 05AE 1830 05AE 1831 58:	PDTSL_PU_BUFARY+UDABST_TEXT(R4),R1 ; R1 => text portion ; of first buffer.
F6 A1 50	05AE 1832 : ASSUM 98 05AE 1833 MOVZB	
014C C440	9E 05B2 1835 MOVAB	-UDAB\$T TEXT(R1) ; Point Buffer table array PDT\$L BDTABLE(R4)[R0] ; element to this buffer.
52 0200 C4 52 51 52	9E 05B9 1837 MOVAB C3 05BE 1838 SUBL3 05C2 1839	-UDAB\$T TEXT(R1) PDT\$L_BDTABLE(R4)[R0]
F8 A1 52 6E	C1 05C2 1840 ADDL3	(SP),R2,- UDAB\$L_DESCRIP-UDAB\$T_TEXT(R1); buffer.
F8 A1 C0000000 8F	05C7 1842 C8 05C7 1843 BISL 05C8 1844 05C8 1845	#UDA_M_OWN!-  UDA_M_FLAG,-  UDAB\$L_DESCRIP-UDAB\$T_TEXT(R1); Set port ownership and mark  so port should interrupt on  ring transitions.
51 00000050 8F 04 50 20	05CF 1846 CO 05CF 1847 ADDL F2 05D6 1848 AOBLS 05DA 1849	#UDAB\$C_LENGTH.R1 ; R1 => text portion of next buffer. S #2*UDA\$K_RINGSIZE,R0,5\$ ; Loop thru all buffers.
50 01 00F1	05 05DA 1850 TSTL 00 05DC 1851 MOVL 31 05DF 1852 BRW 05E2 1853	(SP)+ #SS\$_NORMAL_RO : Set status return. INIT_UDA_BUFS_RTN : Branch around to return.
	OSEZ 1854 INIT_UDA_BUFS	_UV1:
53 24 A5 34 A3	05E2 1855 00 05E2 1856 MOVL 04 05E6 1857 CLRL 05E9 1858 05E9 1859	<pre>UCB\$L_CRB(R5).R3 ; R3 =&gt; CRB. CRB\$L_INTD+VEC\$W_MAPREG(R3) ; Initialize to direct datapath (0).</pre>
	05E9 1860 : To use the 05E9 1861 : field in the 05E9 1862 : such that to 05E9 1863 : offset from 05E9 1864 : the adapter	common allocate/deallocate map register routines, the ADP\$L_CSR e Obus adapter control block must be set to point to a base address he pseudo map registers existing in the PDT appear at the UBA\$L_MAP this base address. Currently the SVAPTEs allocated at the time is initialized (INIADP) point to non-existant memory addresses. instead point to the 4 pages of map entries allocated as part
FAEZ CF	E2 05E9 1868 BBSS 05EB 1869	#MAP\$V MAPREGS : Ensure that we use only one set of PU\$L_DRIVER_STS : "map registers", gets mapped into

-
PU
TU
1.4
A0

					F 11	05:05 VAY/VMS Macco VOA-00 Rage	42
		+ INIT_UD	A_BUFFERS		16-SEP-1984 01: 5-SEP-1984 00:	17:10 CDRIVER.SRCJPUDRIVER.MAR;1	(2)
	53	05EE 05EF 05EF	1870 1871 1872 1873		15\$	the virtual range pointed at by ADPSL_CSR. This bit allows us to pass thru here just once, for the first UQPORT found on a UV1 system.	
	51 04	DO 05EF 05F2	1874 1875 1876 1877	10VL	#4,R1	; R1 contains pages needed for uVAX I ; pseudo map registers.	
	00000000° GF 08 50 01 FADO CF 00D0	16 05F2 E8 05F8 CA 05FB 05FD 31 0600	1878 J 1879 B 1880 B 1881 1882 B	ISB BLBS BICL BRU	G^EXESALOPHYCNTG RO.88 #MAPSM_MAPREGS PUSL_DRIVER_STS INIT_UDA_BUFS_RTN	; Allocate physically contiguous memory.; LBS means successful allocation.; Undo setting of bit above since we have failed to create map registers.; And goto error return.	
	0094 C4 52 51 52	31 0600 0603 00 0603 00 0608 0608 0608	1884 M 1885 M	10VL 10VL	R2.PDT\$L_PQ_MAP(R4) R2.R1	Remember address of map registers. Setup for call to BSBW to convert virtual address of map registers	
	0006	30 060B	1887 1888 B	SBW	VIRT_TO_PHYAD	to physical address. Convert R1 to physical address and	
50 51 51 60	50 38 83 50 15 09 000000000 GF 50 6140 50 10 6E F7 8F 7E 04 15 00 51 50 04 51 51 52 04	060E 060E 060E EF 0612 DO 0617 DE 061E CO 0622 78 0625 9A 062A FO 0632 D6 0635 F5 0637 CO 063A	1891 1892 1893 1894 1895 1896 1897 1898 108: II	ASHL MOVZBL INSV ADDL INCL SOBGTR	#-VASV_VPN,(SP),R1	Convert R1 to physical address and leave result on top of stack.  R0; Get address of Qbus adapter CSR. Convert from VA to VPN. Get address of system page table. Get SVAPTE of Qbus adapter CSR. Point to SVAPTEs for map registers. Get PfN of pseudo map registers. Count of pages of map registers. (R0); Set SPTE to map pseudo map reg. Get SVAPTE of next PTE. Point to next physical PfN. Loop to map all four pages. Clean counter off stack.	
	FA92 CF			POPL	PUSL_MPHYAD	; Pop physical address into static.	
	0129 64	B4 0642	1906 1907	SSUME	PDT\$B_BDPUSECNT EQ PDT\$B_DATAPATH(R4)	PDTSB_DATAPATH+1; Clear # of semi-perm BDP and use count	
	50	D4 0646	1908 1909 CI	LRL	RO	; Initialize loop counter.	
	51 0290 04	0640	1912	MOVAB	PDTSL_PU_BUFARY+UDABST_T	EXT(R4),R1 ; R1 => text portion ; of first buffer.	
	F6 A1 50	98 064D 0651	1915 M	SSUME NOVZBU	UDABSB_BUFFNO+1 RO,UDABSB_BUFFNO-UDABST_	is Reserved byte. TEXT(R1): Store index of this	
	014C C440	9E 0651	1918	NOVAB	-UDABST_TEXT(R1) - PDTSL_BDTABLE(R4)[R0]	<pre>buffer in its header. Point Buffer table array element to this buffer.</pre>	
	0079	30 0658	1919 1920 B	SBW	VIRT_TO_PHYAD	; Convert R1 to physical address and	
8E	C00C0000 8F F8 A1	64 0628	1921 1922 1923 1924 1925 1926		#UDA_M_OWN!- UDA_M_FLAG,(SP)+,- UDAB\$L_DESCRIP-UDAB\$T_TE	; leave result on top of stack. ; Set port ownership and mark ; so port should interrupt on [XT(R1) ; ring transitions.	
51	00000050 8F	co 0664	1925 1926 A			; R1 => text portion of next buffer.	

F 11

PUDRIVER V04-000

OCA8 C4

51

060

VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR; 1 + INIT\_UDA\_BUFFERS DE 50 20 F2 0666FFFFFFFFFFT6A0000068BEEEEE177A00000068BEEEEE177A00000068BEEEEE177A00000068BEEEEEE AOBLSS #2\*UDA\$K\_RINGSIZE,RO,20\$; Loop thru all buffers. 1939 1931 1933 1933 1933 1937 1938 1943 1944 1945 Here initialize the Aligned Page and its accompanying items. These are: 1. PDT\$L\_PQ\_PGQFL and PDT\$L\_PQ\_PGQBL - An allocation queue header wherein we queue CDRP's waiting waiting for this resource. 2. PDT\$L\_PQ\_POWNER - The CDRP of the current owner of the Aligned Page. PDT\$L\_PQ\_PGPHAD - The Physical address of PDT\$L\_PQ\_ALGNPG. 0098 04 0098 04 0098 04 0090 04 PDT\$L PQ PGQFL(R4),-PDT\$L PQ PGQFL(R4) PDT\$L PQ PGQFL(R4),-PDT\$L PQ PGQBL(R4) MOVAB : Set up Queue Header. MOVAB 9E 30 PDT\$L\_PQ\_POWNER(R4) PDT\$L\_PQ\_ALGNPG(R4),R1 OCAO C4 OCB4 C4 Initialize to NO owner. R1 => Aligned Page. CLRL 51 MOVAB 1946 VIRT\_TO\_PHYAD 004B BSBW Convert RT to physical address and leave result on top of stack. 1948 OCA4 C4 8EDO POPL Save Aligned Page physical address. PDT\$L\_PQ\_PGPHAD(R4) 1949 1950 Since the INIT logic only allocates a system virtual page for the class driver, we must allocate a page for the boot driver in its initialization routine. We initialize the PDT fields associated with the System Virtual Page that we use to map the user's non-word aligned buffer so that we can copy it to the Aligned Page. The fields are PDTSL\_PQ\_UBFSVA that we initialize to be the System Virtual Address of this page; and PDTSL\_PQ\_SVPPTE that we set to be the virtual address of the PTE that describes this page. 1951 1952 1953 1954 1955 1956 1957 9A 16 E8 05 1958 MOVZBL #1.R1 G-10CSALLOSPT Request one SVPN. 00000000 GF 1959 JSB Allocate the system virtual page. RO,30\$ 01 50 1960 BLBS Br if successful allocation. Return error to caller.
Return error to caller.
Get address of SPT (PIC)
ESM\_PFN>.-; Set SPTE to valid,
writable, and non-existant PFN.
Get Virtual Page Number of page.
Multipy by 512 to get relative address in system space. Then set high order bit to make system address.
R3 => system page table.
Calcualte address of PTE slot that 1961 1962 1963 RSB DO 0698 06A2 06A8 #MMG\$GL\_SPTBASE,R1 #<PTE\$C\_RW!PTE\$M\_VALID (R1)[R2] 00000000°9F 305: MOVL 901FFFFF 8F MOVL 6142 52 09 1964 06AA 06AE 06B2 06BC R2,UCB\$L\_SVPN(R5) #9,R2,R1 #1031,R1,-D0 78 C9 1965 MOVL 1966 1967 ASHL 80000000 8F BISLS PDTSL PQ\_UBFSVA(R4) G^MMGSGL\_SPTBASE,R3 (R3)[R2],-968 06B( 06C) 06C9 DO 00000000 GF 969 MOVL OCAC C4 6342 MOVAL POTSL PG SVPPTE (R4)
#SS\$ NORMAL, RO describes this page. 06C9 06CF 06CF 06CF 06CF 06D3 MOVL Set return code. 1973 BRW INIT\_UDA\_BUFS\_RTN Branch around to common return. INIT\_BDA\_BUFS: 1976 BUG\_CHECK UDAPORT, FATAL ; for now only a place holder. 1978 1979 INIT\_UDA\_BUFS\_RTN: : Common return label.

.dsabl lsb

: Return to caller

RSB

Restore registers.

Return to caller.

PUI

PUI

```
+ INIT_INIT_STEPS
```

```
16-SEP-1984 01:05:05
5-SEP-1984 00:17:10
                                                                  .SBTTL +
                                                                                         INIT_INIT_STEPS
                                                        INIT_INIT_STEPS - initialize the host responses for UDA hardware initialization.
                                                         Inputs:
                                                                                                                 -Addr of UCB
                                                         Outputs:
                                                                  UCBSW_HOSTSTEPx fields all initialized
                                                                  Registers RO-R2 destroyed
                                                                  .enabl lsb
                                                      INIT_INIT_STEPS:
                                                        first calculate the vector for this UDA. This is done by scanning the
                                                                  UNIBUS adapter interrupt vector looking for a slot that points
                                                                  into this CRBSL_INTD.
                                DO
DF
                                                                             UCB$L_CRB(R5),R0
CRB$L_INTD(R0)
             50
                                                                  HOVL
                                                                                                                               RO => (RB.
                                                                  PUSHAL
                                                                                                                               Save interrupt dispatcher
                                               2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
                                                                                                                                address on stack.
                                                                             CRB$L_INTD+VEC$L_IDB(R0),R0
IDB$L_ADP(R0),R0
ADP$L_VECTOR(R0),R0
                                D0
D0
                                                                                                                               RO => 1DB.
RO => ADP.
                        AO
AO
             50
50
50
                                                                  HOVL
                                                                  MOVL
                                                                                                                               RO => UBA interrupt vectors.
                                                                  MOVL
                        51
                                04
                                                                  CLRL
                                                                             R1
                                                                                                                 : Initialize counter.
                                                      105:
                                                                                                                   R2 = contents of a vector.
Clear low order 2 bits to remove
processor (780 vs 750) differences.
Is this our vector?
                        80
                                DO
                                                                  MOVL
                                                                             (RO) + R2
                                                                  BICL
                                                                             #3.R2
                        52
0D
8F
                 6E
                                D1
13
F D5
D4
O5
                                                                  CMPL
                                                                             R2 (SP)
                                                                                                                   EQL means yes.
Else loop back to try again.
                                                                  BEQL
           00000080
ED 51
                                                                  AOBLSS
                                                                             #NUMUBAVEC,R1,10$
                                                                  TSTL
                                                                                                                   It had better be there
                                                                             (SP)+
                                                                                                                     or else we return with an error indication.
                                               2054
2055
2056
2057
                                                                  CLRL
                                                                  RSB
                                                      205:
                                05
                         8E
                                                                  TSTL
                                                                             (SP)+
                                                                                                                 ; Remove unneeded stack value.
                                                                            R1.-
#H$1 M IE!-
<UDA$K RINGEXPƏH$1 V RRNGLEN>!-
<UDA$K RINGEXPƏH$1 V CRNGLEN>!-
H$1 M BIT15 -
UCB$0_ROSTSTÉP1(R5)
                                A9
                         51
                                                                  BISWS
                                                                                                                               Or in vector address/4
                                                                                                                                 (i.e. vector #) with Interrupt Enable bit, and
                                                                                                                                the response and command ring lengths and the high bit on, and save it in the UCB.
                                               2063
2064
2065
2066
2067
2068
2069
   OOAE CS
                 A480 8F
                                                        Here we calculate the UNIBUS virtual address of the ring base so as to be
                                                                  able to communicate it to the controller.
                                                                  CPUDISP <<780, RINGBASE_COM>,-
<750, RINGBASE_COM>,-
```

L	n	
П	۳	u
ш	W	n

PUDRIVER V04-000						+ IN	_INIT_STEPS	J 11 16-SEP-1984 01 5-SEP-1984 00	1:05:05 VAX/VMS Macro V04-00 Page 4 0:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (	
							738 2072 738 2073 738 2074 738 2075 738 2076	<730.RINGBASE_COM>,- <790.RINGBASE_COM>,- <uv1.ringbase_uv1>,- &lt;8SS.RINGBASE_BSS&gt;,-</uv1.ringbase_uv1>		
			50	00E0 0E	C4 01	D0 B1	752 2077 752 2078 RINGBASE 8SS: 752 2079 MOVL 757 2080 CMPW	PDTSL ADP(R4),R0 WATS UBA,-	: RO => ADP. ; See if on UNIBUS adapter.	
					04	13	75B 2082 BEQL 75D 2083 BUG_CHE	ADPSU ADPTYPE(RO) RINGBASE COM CK UDAPORT, FATAL	; EQL implies UNIBUS adapter. ; for now, if on BDA.	
							75D 2083 BUG_CHE 761 2084 761 2085 RINGBASE_COM:			
			50 51	00C0 24	C5 A5	3C 00	761 2087 MOVZWL 766 2088 MOVL	UCBSW_PU_BOFF(R5),R0 UCBSL_CRE(R5),R1	: RO contains byte offset of ringbase. : R1 => (RB.	
50	50	09	09	34	A1	FO	76A 2089 76A 2090 INSV 770 2091 770 2092	CRB\$L_INTD+VEC\$W_MAPRE	: virtual address of the communications	
				50	08	CO 11	770 2093 770 2094 ADDL 773 2095 BRB	#PDT\$L_RINGBASE-PDT\$L_GAFTER_RINGBASE	COMAREA,RO; Add in offset to ringbase. ; Rejoin common code.	
							775 2096 775 2097 RINGBASE_UV1:			
		51	51 000	0084 00208 F	8F F 50 50	30	738 2076 752 2077 752 2078 RINGBASE 8SS: 752 2079 757 2080 759 2081 758 2082 750 2083 761 2084 761 2085 RINGBASE COM: 761 2086 761 2087 766 2088 76A 2089 76A 2089 76A 2090 770 2091 770 2092 770 2093 770 2094 773 2095 775 2098 775 2098 775 2098 775 2098 777 2098 778 2100 781 2101 784 2102 787 2103	UCB\$L_PDT(R5),R1 #PDT\$E_RINGBASE,R1 VIRT_TO_PHYAD RO	<pre>; Get the PDT address. ; Point to the ring base. ; Convert VA to physical address. ; Get physical address of ring base.\</pre>	
							787 2103 787 2104 AFTER_RINGBASE: 787 2105			
							787 2105 787 2106 CPUDISF 787 2108 787 2109 787 2110 787 2111	<pre>&lt;&lt;780,PURGE_780&gt;,- &lt;750,PURGE_750&gt;,- &lt;730,PURGE_730&gt;,- &lt;790,PURGE_790&gt;,- <uv1,purge_uv1>,- &lt;8SS,PURGE_8SS&gt;,- &gt;</uv1,purge_uv1></pre>		
				50	01	A8	7A1 2113 PURGE 780: 7A1 2115 PURGE 790: 7A1 2116 BISW	#H\$2_M_P1,R0	; 11/790 acts same as 11/780. : Ask for purge interrupts when : running on a VAX-11/780.	
							7A4 2117 7A4 2118 PURGE 750: 7A4 2119 PURGE 730: 7A4 2120 PURGE UV1: 7A4 2121 PURGE 8SS:		; running on a VAX-11/780.	
			0082	C5	50	80	7A4 2123 7A9 2124 MOVW	RO,UCBSW_HOSTSTEP2(R5)	: Save communication area address and purge interrupt request bit in UCB.	
			0084	C5	50	00	7A9 2125 7A9 2126 ASSUME 7A9 2127 MOVL 7AE 2128	UCB\$W_HOSTSTEP3 EQ RO,UCB\$W_PORTSTEP3(R5)	UCB\$W_PORTSTEP3+2; Trash UCB\$W_PORTSTEP3 as we store the high word of RO in UCB\$W_HOSTSTEP3.	

+ INIT\_INIT\_STEPS

				A 114	11, 11, 11, 11, 11, 11, 11, 11, 11, 11,	"altra		3-3EP-1404	00:17:10	LANTAEM . SWCTLORMIAEM . WWW. I
					07AE	2129 2130 ; Here	we picku	up the SYSGEN parameter	UDABURS	TRATE.
50	50	000000 50	*GF 02	9A 78 A9	07AE 07B5 07B9	2132 2133 2134	MOVZBL ASHL BISW3	G^SCS\$GB_UDABURST_RO #HS4_V_BURST_RO,RO #HS4_M_GO!- HS4_M_LF,-	RO Shi Set	contains the burst rate setting. If burst rate into position. GO bit and last fail packet bits, in burst rate,
OOBA	C5	50	03		07BA 07BF 07BF	2136 2137 2138		RO - UCBSW_HOSTSTEP4 (R5)	an	nd save as HOST response to STEP 4.
		50	01	05	07BF 07C2 07C3	2139 2140 2141	MOVL RSB .dsabl	S*#SS\$_NORMAL,RO	: Ind	icate success and turn to caller.

```
L 11
                                                                                                                                                                                  16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 
5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
PUDRIVER
VO4-000
                                                                             + Hardware Initialization
                                                                                                                                         .SBTTL +
                                                                                                                                                                                Hardware Initialization
                                                                                                                          HARDWARE_INIT - internal subroutine
                                                                                                                         Inputs:
                                                                                                                                                                                                                       -Addr of UCB
                                                                                                                          Outputs:
                                                                                                                     CNTRLTYP_ARRAY:
                                                                                                                                                           UDASO CNTRLTYP
LESI CNTRLTYP
TU81 CNTRLTYP
UDASOA CNTRLTYP
RDRX CNTRLTYP
MAYA CNTRLTYP
                                                                            0000
0001
0005
0006
0007
0000
FFFF
                                                                                                                                           WORD
                                                                                                                                           WORD
                                                                                                                                           WORD
                                                                                                                                           WORD
                                                                                                                                           WORD
                                                                                                                                           WORD
                                                                                                                                                            QDASO_CNTRLTYP
                                                                                                                                                                                                                                           : End of array fence. : Space for expansion.
                                                                                                                                           WORD
                          FFFF FFFF FFFF FFFF FFFF
                                                                                                                                           WORD
                                                                                                                                                            -1,-1,-1,-1,-1
                                                                                                         2165
2166
2167
                                                                                                                                          ARRAY:
                                          03
05
06
04
07
08
08
00
00
00
00
00
00
                                                                                                                                                           DT$_UDA50
DT$_LESI
DT$_TU81P
DT$_UDA50A
DT$_RDRX
DT$_TK50P
DT$_QDA50
0,0,0,0,0,0
                                                                                                                                           BYTE
                                                                                                                   BYTE
BYTE
BYTE
BYTE
BYTE
SERVERS_ARRAY:
                                                                                                                                                                                                                                           : Space for expansion.
                                                                                                                                                                                                                                              UDA supports disks and DUP.
Aztec supports disks and DUP.
TU81 supports tapes and DUP.
UDA50A supports disks and DUP.
RD/RX supports disks and DUP.
MAYA supports tapes and DUP.
QDA50 supports disks and DUP.
Space for expansion.
Minimum ucode version levels
UDA50A (0 since special purpose code already checks).
RC25 (0 for now)
TU81 (0 for now)
UDA50A (0 since special purpose code already checks).
                                                                                                                                                           <1aDISK_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aTAPE_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aTAPE_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>
<1aDISK_CONID>!<1aDUP_CONID>

                                                                                05
05
06
05
05
06
                                                                                                                                          BYTE.
                                                                                                                                          BYTE
BYTE
BYTE
BYTE
BYTE
                                           00 00 00 00 00 00
                                                                                                                     UCODE_VER_ARRAY:
                                                                                00
                                                                                                                                          BYTE.BYTE
                                                                                                                                                                                                                                                  code already checks).
                                           09
00
00 00 00 00 00
00
                                                                                                                                                                                                                                                RDRX.
                                                                                                                                           BYTE
                                                                                                                                                                                                                                                MAYA.
                                                                                                                                          .BYTE
                                                                                                                                                                                                                                                QDA.
                                                                                                                                           BYTE
                                                                                                                                                            0,0,0,0,0,0
                                                                                                                                                                                                                                                Space for expansion.
                                                                                                                     OPC_MSG_ARRAY:
                                                                                                                                                            MSG$_UDASOMVER
MSG$_RC25MVER
MSG$_TU81MVER
MSG$_UDASOMVER
MSG$_RDRXMVER
                                                                                 57
50
57
58
58
                                                                                                                                         BYTE.
                                                                                                                                                                                                                                               UDA50 Opcom message number
RC25 Opcom message number
TU81 Opcom message number
                                                                                                                                                                                                                                                UDA50A Opcom message number
                                                                                                                                          BYTE
                                                                                                                                                                                                                                                RDRX Opcom message number
```

	+ H	ardware	Initializat	ion	M 11 16-SEP-1984 01 5-SEP-1934 00	:05:05 :17:10	VAX/VMS Macro V04-00 Page 49 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
	5F	0809	5500	.BYTE	MSGS_TU81MVER		; Use TU81 Opcom message number
	57	A080	2202	BYTE	MSGS_UDA50MVER		Use TU81 Opcom message number for MAYA for now. Use UDA50 Opcom message number for QDA for now.
00 00 00 00	0 00 00	080B 080B 0811 0811	2200 2201 2202 2203 2204 2205 2206 4ARDWAI 2207 2208 2209 2210 2211 2212 2213	.BYTE .enabl RE_INIT:	0,0,0,0,0,0		; for QDA for now. ; Space for expansion.
009C 00A5	C5 8ED0 C5 97 2A 12	0811 0816 081A	2208 2209 2210	POPL DECB BNEQ	UCB\$L_DPC(R5) UCB\$B_INITCNT(R5) 8\$	Cour	ember return it # of consecutive times thru here. means that we have not exhausted
10 A3 2F 00000000000000000000000000000000000	OA C1	080A 080A 080B 080B 0811 0811 0811 0816 0816 0816 0825 0827 0826 0827 0827 0826 0836 0836	2212 2213 2214 2215	MOVL MOVAB ADDL3	UCBSL_CRB(R5),R3 B^4\$,CRB\$L_TOUTROUT(R3) #INIT_DELTX,- G^EXESGL_ABSTIM,- CRB\$L_DUETIME(R3)	R3 = Esta	nsecutive retries.  >> CRB. blish wakeup routine. blish a small delay.
10 /	05	082E	2217	RSB	CKB9F DOE LINE (K2)	; Evap	porate for awhile.
55 00DC F8BA	A3 D0 C4 D0 CF 9E	082F 0832 0836 083B	2218 45: 2219 2220 2221 2222	SETIPL MOVL MOVAB	#IPL\$_SCS CRB\$L_AUXSTRUC(R3),R4 PDT\$L_UCBO(R4),R5 NULL_ROUTINE,- CRB\$C_TOUTROUT(R3) #NO_CONSEC_INITS,- UCB\$B_INITENT(R5)	: R4 =	er IPL after wakeup. >> PDT. >> UCB. tabl null wakeup routine.
1C 00A5	05 90	0841 0843	5557 5552 5552 5553	MOVB	#NO CONSEC INITS -	; Reir	nit count that went to zero.
68	04 A8 A5 C5 D0 C4 D0	0846	2214 2215 2216 2217 2218 4\$: 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2231 2232 2231 2232 2233 2233 2234	BISW MOVL MOVL CLRB	#UCB\$M_PU_HRDINI,- UCB\$W_DEVSTS(R5) UCB\$L_PDT(R5),R4 PDT\$L_PU_CSR(R4),R3 PDT\$B_PURGEDP(R4)	; Set ; tha ; R4 = ; R3 = ; Prev	bit signalling at we initing the port. >> PDT. >> UDA CSR. vent spurious purges.
	63 B4	0858 0858 0858	2232 10\$: 2233 2234	CLRW	UDAIP(R3)	: Star	t hard init.
		085A 085A	2235 2236 ; At le		micro seconds must pass		
		085A 085A 085A 085A 085A 085A 085A 085A	2237 2238 2239 2240 2241 2242	ASSUME ASSUME ASSUME ASSUME	UCBSW_BOFF EQUCBSW_PU_BOFF EQUCBSW_PU_BCNT EQ	UCB\$L	SVAPTE+4 BOFF+2 PU_SVAPTE+4 PU_BOFF+2
		085A 085A 085A 085A 085A 085A 0874 0874	2235 2236 ; At le 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2253 2254 2255 2254 2255	CPUD1SP	<pre>&lt;&lt;780 LOADUBA COMMON&gt;,- &lt;750 LOADUBA COMMON&gt;,- &lt;730 LOADUBA COMMON&gt;,- &lt;790 LOADUBA COMMON&gt;,- <uv1 noloaduba="" uv1="">,- &lt;8SS LOADUBA 85S&gt;,- &gt;</uv1></pre>		
OE /	01 B1	08/8	2252 LOADUB/ 2253 2254 2255	CMPW	PDTSL ADP(R4),R0 #ATS UBA,- ADPSW ADPTYPE(R0)	; See	> ADP. if on UNIBUS adapter.
	04 13	00/0	6630	BEQL	LOADUBA_COMMON	EAL	implies UNIBUS adapter.

M 11

PUDRIVER V04-000

00BC C5 78 A5

02 A3 00AC C5 0F 03 00AC C5

F7 00AC C5

00AE C5

01FE 02 A3 00AA C5 00AA C5 00BO C5

06 00B0 C5 OF

03 00B0 C5

01E9

+ +	lardware	Initial	ization	N 11 16-SEP-1984 01 5-SEP-1984 00	:05:05 VAX/VMS Macro V04-00 Page 50:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2
				CK UDAPORT, FATAL	; For now, if on BDA.
70	7D 0883 2263 0883 2256 0883 2266 0883 2266 0887 2263 0887 2263 088F 2266		ADUBA_COMMON:  MOVQ  LOADUBA  LOADUBA_UV1:	UCB\$L_PU_SVAPTE(R5),- UCB\$L_SVAPTE(R5)	Copy parameters that allow mapping of communication area and buffers. Load UNIBUS map registers with values that map communication area and buffers.
	088F 088F 0895 089F	2266 2267 2268 2269, 159	DSBINT WFIKPCH	•	; Cause timeout to waste time.
30 84 84 84 86	088F 088F 088F 0895 089F 089F 08A6 08A6 08AE 08B6 08BA	2257 2258 2259 2260 2261 2262 2263 2265 2267 2268 2267 2270 2271 2273 2274 2275 2276 2276 2277 2278	SETIPL BSBW CLRW CLRW CLRW INCW	UCB\$B_FIPL(R5) INIT_PU_PDT UCB\$Q_PORTSTEP1(R5) UCB\$W_PORTSTEP2(R5) UCB\$W_PORTSTEP3(R5) UCB\$W_PORTSTEP4(R5) UCB\$W_NUMBINITS(R5)	Lower IPL after timeout. Initialize variable PDT data. Clear port responses so that the error log record we create will contain only the responses received in this INIT attempt. Increment # of times we have attempted to init port.
80	08BA 08BA	2279	MOVW	UDASA(R3),-	; Read SA register.
E1	0802	2281 2282 2283	BBC	WPS1 V ER - UCRSO PORTSTEP1(R5) 30s	<pre>; Read SA register. ; Test for error condition ; and branch around if clear.</pre>
31	08C6 08C6	2284 209 2285	BRW	HARD_RETRY	; For now only.
E1	08C6 08C6 08C9 08C9 08CB	2279 2280 2281 2282 2283 2284 2285 2286 309 2287 2288 2288 2288	BBC BBC	WPS1 V S1,- UCBSQ_PORTSTEP1(R5),20\$	: Make sure we are in STEP1 ; or else go back.
	UNCE	2290 -	In Step 1.		
E5	08CF 08CF 08D5 08D7	2292 2293 2294 2295 2296 359	DSBINT	#UCB\$V_POWER,- UCB\$W_STS(R5),35\$	Prepare to respond to STEP1. Power failure negates what we have done until now. If power failure branch around.
31 B0	08DA 08DD 08DD	2296 35	BRW MOVW	HARDPUWER	: Else move value to SA register.
	08E1 08E3 08ED	2297 2298 2299 2300 2301 2302	WFIKPCH	UDASATR3) STEP1_TIMEOUT,#STEP1_LI	117 ; Wait for interrupt.
30 80	08ED 08F3 08F6 08F9	2301 2302 2303 2304 2305 2306 2307	10FORK BSBW MOVW MOVW	WAIT100US UDASA(R3) - UCB\$W_UDASA(R5) UCB\$W_UDASA(R5) - UCB\$W_UDASA(R5) -	; Lower IPL and continue. ; Call to wait for at least 100 uSecs. ; For slow TU81, copy UDASA after fork- ; ing so as to give it enough time. ; Save Port STEP2 start value
	0900 0903 0903	2307	In Step 2.		
EC	0903	2309	BBS	#PS2_V_ER,UCB\$W_PORTSTE	2(R5),37\$ ; For now!!!!
EC	0909 0909 090 <b>B</b>	2308 2309 2310 2311 2312 2313	BBS	WPS2 V S2 - UCBSD_PORTSTEP2(R5),40\$	: Make sure we are in STEP2.

+ Hardware Initialization

01A0 31	090F 2314 37\$:	BRW	HARD_RETRY	; Else branch to retry.
00B0 C5 91	0912 2316 40 <b>\$</b> :		·	
00B0 C5 91 00AF C5 03 13 0194 31	090F 2314 37\$: 090F 2315 0912 2316 40\$: 0912 2317 0916 2318 0919 2319 091B 2320 091E 2321 50\$:		UCB\$W_PORTSTEP2(R5),- UCB\$W_HOSTSTEP1+1(R5) 50\$ HARD_RETRY	Test whether controller echoed fields correctly. EQL implies yes. Else branch to retry.
05 E5	091E 2322 0924 2323 0926 2324	DSBINT	#UCB\$V_POWER,- UCB\$W_STS(R5),55\$	Prepare to respond to STEP2. Power failure negates what we have done until now. If power failure branch around.
	0929 2325 0920 2326 55 <b>\$</b> :			
00B2 C5 B0 (	092C 2327 0930 2328	MOVW	UCB\$W_HOSTSTEP2(R5),- UDASA(R3)	; Else move value to SA register.
	0932 2329 093C 2330	WEIKPCH	STEP2 TIMEOUT.#STEP2 LIMI	II : Wait for interrupt.
01AF 30 02 A3 B0 00AA C5 00AA C5 B0 00B4 C5	093C 2331 0942 2332 0945 2333 0948 2334 0948 2335	IOFORK BSBW MOVW	WAIT100US UDASA(R3),- UCR\$W UDASA(R5)	Lower IPL and continue.  Call to wait for at least 100 uSecs.  For slow TU81, copy UDASA after fork-  ing so as to give it enough time.  ; Save Port STEP3 start value
0084 C5	094B 2335 094F 2336 0952 2337 0952 2338 ; In St	MOVW	UCB\$W_UDASA(R5) UCB\$W_PORTSTEP3(R5)	; Save Port STEP3 start value
	0952 2338 ; In Sto			
06 00B4 C5 OF E0	0952 2340	BBS	MPS3_V_ER,UCB\$W_PORTSTEP3	3(R5),57\$; for now!!!!
03 00B4 C5	0952 2340 0958 2341 0958 2342 095A 2343 095E 2344 57\$:	888	PS3 V S3 UCB\$Q_FORTSTEP3(R5),60\$	: Make sure we are in STEP3.
0151 31 (	095E 2345	BRW	HARD_RETRY	Else branch to retry.
0084 C5 91 00AE C5 03 13	095E 2345 0961 2346 60\$: 0961 2347 0965 2348 0968 2349 096A 2350 096D 2351 70\$:	CMPB BEQL	UCB\$W_PORTSTEP3(R5),- UCB\$W_HOSTSTEP1(R5)	Test whether controller echoed fields correctly. EQL implies yes. Else branch to retry.
03 13 0145 31	096A 2350	BRW	708 HARD_RETRY	Else branch to retry.
05 E5	0973 2353	DSBINT BBCC	#UCB\$V_POWER,- :	Prepare to respond to STEP3. Power failure negates what we have
0134 31	0975 2354 0978 2355	BRU	UCB\$W_\$TS(R5),72\$ HARDPOWER	done until now. No failure, continue. So branch to HARDPOWER if failure.
00B6 C5 B0	097B 2356 72\$: 097B 2357	MOVW		Else move value to SA register.
	097F 2358 0981 2359		UDASATR3) STEP3_TIMEOUT.#STEP3_LIMI	IT ; Wait for interrupt.
	098B 2360 098B 2361	IOFORK		Lower IPL and continue.
0160 30	0991 2362 0994 2363	BSBW	WAIT100US UDASA(R3),-	Call to wait for at least 100 uSecs.
OOAA CS	0997 2364 099A 2365		UCBSW_UDAŚA(R5) UCBSW_UDAŚA(R5),-	for slow TU81, copy UDASA after fork- ing so as to give it enough time. ; Save Port STEP4 start value
00B8 C5	099E 2366 09A1 2367		UCBSW_PORTSTEP4(R5)	; save rort stere start value
	09A1 2368; In St.	ep 4.		
06 00B8 C5 OF E0	09A1 2370	BBS	PS4_V_ER,UCB\$W_PORTSTEP4	(R5),77\$ ; for now!!!!

03 00B8 C5	EO	09A7 09A7 09A9	2371 2372 2373	BBS	#PS4 V S4 - UCB\$0_PORTSTEP4(R5),80\$	; Make sure we are in STEP4.
0102	31	09AD	2374 778: 2375	BRW	HARD_RETRY	; Else branch around to retry.
04 07 00B8 C5	ED	0980 0980 0982 0983 0986	2376 80\$: 2377 2378 2379	CMPZV	#PS4_V_CNTRLTYP,- #PS4_S_CNTRLTYP,- UCB\$0 PORTSTEP4(R5),- #UDA50_CNTRLTYP 90\$	Here we assure that the controller microcode is upto rev level. First see if we have a UDA50.
00 13 03 41 A5	12 90	0987 0989 0988	2381 2382	BNEQ	90\$ #DT\$ UDA50,-	If NOT, branch around. Fill in UCB devtype field with value for UDA50.
03 41 A5 00 04 00B8 C5	ED	09BD	2384 2385	CMPZV	#DT\$ UDA50,- UCB\$B DEVTYPE(R5) #PS4 V UCODEVER,- #PS4 S UCODEVER,- UCB\$B PORTSTEP4(R5),-	If a UDA50, see if microcode upto rev by comparing against out of date microcode version #.
0088 C3 01 06 0116	12	0900 0903 0904 0906 0909	2387 2388 2389 2390	BNEQ BRW	90\$ UDA_OUTOFREV	Out of date version number.  NEQ implies Ucode is OK.  EQL implies inoperative Ucode.
0057	31	09C9 09C9	2391 GOTO_H	ARDP:	HARROUER	. Branch to Assertan Labol
00E3		0900	2393 908:	BRW	HARDPOWER	; Branch to faraway label.
0108	30	09CC 09CF 09CF	2394 2395	BSBW	STOCK_RSPRING	<pre>; Stock response ring after controller ; clears it.</pre>
05 EF 64 A5 008A C5	E4 B0	09CF 09D5 09D7 09DA	2372 2373 2374 778: 2375 808: 2377 2378 2378 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2391 60T0_H/ 2392 2393 908: 2394 2395 2396 2397 2398 2399 2399 2399 2399 2399 2399 2399	DSBINT BBSC MOVU	#UCB\$V_POWER UCB\$W_STS(R5),GOTO_HARDI UCB\$W_HOSTSTEP4(R5),- UDASA(R3)	Prepare to respond to STEP4. Power failure negates what we have Cone until now. Else move value to SA register.
02 A3 04 68 A5	AA	09DE 09E0 09E3 09E5	2401 2402 2403 2404 2405	ENBINT BICW		: Lower IPL and : Reset bit signalling : that we initing the port.
00000000°GF	B0 16	09E7 09E9 09EC	2405 2406 2407 2408	JSB	#UCB\$M_PU_HRDINI,- UCB\$W_DEVSTS(RS) #INIT_ATTNCODE,- UCB\$W_ATTNCODE(RS) G^ERL\$DEVICEATTN	Indicate what kind of error log record we are about to create.  Call to create error log record of INIT.
		09F2 09F2 09F2	2409 ; Here 2410 : a But	we have ffered Da is done		f it is a UDA, permanently allocate ge count so that it is never released. hru here.
05	E3	09F2	2413	BBCS	#UCB\$V_PU_BDPATH	; Make sure first time thru.
03 68 A5 0095	31	09F4 09F7	2414	BRW	UCB\$W_DEVSTS(R5),140\$	; If NOT first time, branch around.
04 07	EF	09FA 09FC	2416 140\$: 2417 2418	EXTZV	#PS4 V CNTRLTYP	: Extract controller type and : put it in on top of stack.
7E 00B8 C5	04	09FD	2419 2420 2420	CLRL	#PS4-S-CNTRLTYP - UCB\$0_PORTSTEP4(R5),-(SI RO	; Clear Loop counter.
FDBA CF40 6E 0B	81	0A03	2421 150 <b>\$</b> :	CMPW	(SP), CHTRLTYP_ARRAY[RO]	: Look for UQPORT type.
FDB3 CF40 30 50	B1 13 B5 19 06	0A03 0A03 0A09 0A08 0A10 0A12	2416 140\$: 2417 2418 2419 2420 2421 150\$: 2422 2423 2424 2425 2426 2427	BEQL TSTW BLSS INCL	160\$ CNTRLTYP_ARRAY[RO] 170\$ RO	EQL implies found. See if at end of array. LSS implies NOT found. Increment loop counter.
ED	11	0A14	2427	BRB	RO 150\$	And loop back.

+ Hardware Initialization

```
0160
0100
0100
0100
2500
                                                   1605:
                                                                         DEVTYPE ARRAY[RO],-
UCB$B_DEVTYPE(R5)
UCB$L_PDT(R5),R4
SERVERS_ARRAY[RO],-
PDT$B_SERVERS(R4)
UCODE_VER_ARRAY[RO],R1
#P$4_V_UCODEVER,-
#P$4_S_UCODEVER,-
UCB$D_PORTSTEP4(R5),R1
170$
              FDC2 CF40
                                                                                                              Copy appropriate UQPORT type to UCB.
  41 A5
                                                               BYOM
                              D0
90
             0084 C5
FDC3 CF40
                                                                                                              R4 => PDT.
                                                               MOVL
                                                                                                              Copy list of servers supported to PDT field.
0128 64
                                                               MOVB
                              9A
ED
                                                                                                              Minimum acceptable ucode version
       51
              FDC8 CF40
                                                               MOVZBL
                                                                                                              Compare our ucode version to
                                                               CMPZV
                                                                                                               minimum acceptable level.
         51
                00B8
                              18
9A
30
                                                               BGEQ
                                                                                                              GEQ implies it IS acceptable.
                                                                         OPC_MSG_ARRAY[RO],R1
SEND_OPC_MSG
       51
                                                               MOVZBL
              FDC6
                     CF40
                                                                                                              Opcom message number to R1.
                     00D1
                                                               BSBW
                                                                                                             Subroutine to send message.
                                                   1705:
                        50
                           8EDO
                                                               POPL
                                                                                                           ; Controller type to RO.
                                                                                                              Is it UDA50?
                       50
05
50
40
                              D1
13
D1
12
                                    OA4
                                                               CMPL
                                                                          RO, #UDA50_CNTRLTYP
                                    0A48
                                                                                                                  YES, then go allocate. it UDA50A?
                                                               BEQL
                06
                                    OA4A
                                                               CMPL
                                                                          RO, MUDASOA_CNTRLTYP
                                    OA4D
                                                               BNEQ
                                                                                                              If neither of above, no allocate.
                                    OA4F
                                    OA4F
                                             2449
                                                   1805:
                                    OA4F
                                    DA4F
                                                      Older UDA's on VAX-11/780 and VAX-11/790 systems have a purge problem
                                    OA4F
                                                      that corrupts data.
                                    OA4F
                                    OA4F
                                                               CPUDISP <<780, TESTUDA_780>,-
<750, UDA750>,-
                                    OA4F
                                    OA4F
                                                                           <730.UDA730>
                                    0A4F
                                                                           <790, TESTUDA_790>,-
                                                                           <UV1.UDAUV1>-
                                    OA4F
                                                                           <8SS_UDA8SS>.-
                                    OA4F
                                             2460
                                                   TESTUDA 780:
TESTUDA 790:
CMPZV
                                    0A69
0A69
                                             2461
                                                                         #PS4_V_UCODEVER,-
#PS4_S_UCODEVER,-
UCB$Q_PORTSTEP4(R5),-
                                    0A69
                                                                                                             If UDA on 780, see if microcode upto rev by comparing against out of
                       00
                              ED
                       04
C5
02
6D
1B
                                    OA6B
                00B8
                                                                                                               date microcode version #.
                                    0A6F
0A70
                                                                                                              Out of date version number.
LEQ implies inoperative Ucode.
                              15
                                                               BLEQ
                                                                          UDA_OUTOFREV
                                    0A72
                                                               BRB
                                                                          1905
                                                                                                              Branch around allocation of perm. BDP.
                                             2469
2470
                                    OA7
                                                   UDA750:
                                    0A74
                                                   UDA8SS:
          00000000°GF
50 24 A5
54 10 A0
                              16
00
00
                                                                                                              Permanently allocate a datapath. RO => CRB.
                                                               JSB
                                                                          G^IOC$REQDATAP
                                                                          UCB$L_CRB(R5),R0
CRB$L_AUXSTRUC(R0),R4
                                                               MOVL
                                                                                                             R4 => PDT.
                       AO
                                                               MOVL
                                    0A82
0A82
0A85
0A88
                0129 C4
37 A0
                              90
                                                                          CRB$L_INTD+VEC$B_DATAPATH(R0),- ; Remember datapath permanently PDT$B_DATAPATH(R4) ; allocated in PDT.
                                                               MOVB
                              94
                                                               CLRB
                                                                          CRB$L_INTD+VEC$B_DATAPATH(RO)
                                                                                                                      : Clear CRB field.
                                     B8AQ
                                    0A88
                012A C4
                                                               INCB
                                                                          PDT$B_BDPUSECNT(R4)
                                                                                                           : Bias useage count to prevent dealloc.
                                     OA8F
                                             2480
                                                   UDA730:
                                     OA8F
                                                   UDAUV1:
                                     DA8F
                                                   1905:
                                                   : Here we setup the CRB wakeup mechanism to periodically poll the SA register
```

• Hardware	Initial	ization
------------	---------	---------

		0A8F 2485 0A8F 2486	; to de	termine	if the U/QPORT has had an	n u	incorrectable error.
50 24 A5 0F 00000000 GF	C1	0A8F 2487 0A93 2488 0A95 2489		MOVL ADDL3	UCB\$L (RB(R5),R0 #\$A POLL INTVAL,- G^ETE\$GL ABSTIM,- (RB\$L DUETIME(R0) W^PU\$\$A POLL,-	•	RO => (RB. Establish SA polling interval.
18 A0 135B CF 1C A0	9E	0A9A 2490 0A9C 2491 0AA0 2492 0AA2 2493		MOVAB	CRBSL_DUETIME(RO) W^PUSSA_POLL,- CRBSL_TOUTROUT(RO)	•	Establish wakeup routine.
50 01	00	0AA2 2494 0AA5 2495	2008:	MOVL	S^#SSB_NORMAL,RO	:	Return normal status.
0040 8F 68 A5 009C D5	17	0AA5 2496 0AA9 2497 0AAB 2498	2003:	BICW	#UCB\$M_PU_INILOG,- UCB\$W_DEVSTS(RS) aucb\$C_dpc(RS)		Indicate Init Error Log no longer in progress (if it was). return to caller.
		0AAF 2499 0AAF 2500 0AAF 2501 0AAF 2502	HARDPOW				We got a powerfailure while initing the UDA. Simply start hardware init over. Undo DSBINT.
		0AB2 2504	HARD_RE	TRY:		_	
54 0084 C5 50 0100 C4 00AA C5 02 A0 02 00A8 C5	B0 B0	0AB2 2504 0AB2 2505 0AB7 2506 0ABC 2507 0AC2 2508 0AC4 2509		MOVL MOVU MOVU	UCBSL_PDT(R5),R4 PDTSL_PU_CSR(R4),R0 UDASATROT,UCBSW_UDASA(R5 #FAIL_ATTNCODE,= UCBSW_ATTNCODE(R5)	55;	R4 => PDT. R0 => UDA (SR. Save error status in UCB for logging. Indicate what kind of error log record we are about to create. Indicate Init Error Log in progress, and if in progress already, branch. Call to create error log record of INIT.
06	ES	0AC7 2510		BBSS	#UCBSV PU INILOG		Indicate Init Error Log in progress,
00000000°GF	16	OACC 2512		JSB	G*ERLSDEVICEATTN	:	and if in progress already, branch. Call to create error log record of INIT.
009C C5 FD38		OAD2 2513 OAD2 2514 OAD6 2515 OAD9 2516	210\$:	PUSHL BRW	UCB\$L_DPC(R5) HARDWARE_INIT	:	Restore caller's return to stack. And branch back to restart hardware init of UDA.
03	11	OAD9 2517 OAD9 2518 OAD9 2519 OAD9 2520 OAD9 2521	STEP1_T STEP2_T STEP3_T	IMEOUT: IMEOUT: IMEOUT: SETIPL BRB	UCB\$B_FIPL(R5) HARD_RETRY		Lower IPL after timeout. Go to try again.
		OAD9 2520 OAD9 2521 OADD 2522 OADF 2523 OADF 2525 OADF 2526 OADF 2526 OADF 2526 OADF 2526 OADF 2526 OAE1 2530 OAEA 2533 OAEA 2533 OAEA 2533	UDA_OUT	OFREV: .IF BRB .ENDC	DF UDA50_BYPASS 90\$	:	Bypass rejection.
00A8 C5	B0	OADF 2529		MOVW	#UCODE ATTNCODE UCB\$W_ATTNCODE (R5)		Indicate what kind of error log record
0000000 ° GF	16	0AE1 2530 0AE4 2531		JSB	UCBSW ATTNCODE(R5) G^ERLSDEVICEATTN	:	we are about to create. Call to create error log record of INIT.
		OAEA 2532					
51 57 8F 23	9A 10	0AEA 2533 0AEE 2534		MOVZBL BSBB	#MSG\$_UDA50MVER,R1 SEND_OPC_MSG	•	Message number to R1 for subroutine. Send message to OPCOM.
50 81	D4 11	OAF 2 2537		CLRL BRB	RO 200\$	•	Indicate unable to init hardware. Branch back to return.
		OAF4 2538 OAF4 2539		.dsabl	lsb		
		0AF4 2540 0AF4 2541	WAIT100	US:			

PUC VO4

```
16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 
5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
             + INIT_PU_PDT Fill in variable
                                                 .SBTTL
                                                                         INIT_PU_PDT
                                                                                                 fill in variable
                     PDT data
                             INIT_PU_PDT - internal subroutine to initialize (or re-initialize)
                                        variable PDT data. This routine assumes that BUILD_PDT has been called
                                        prior to the activation of this routine.
                                        INIT PU PDT is called from HARDWARE_INIT, and initializes the Q headers in the PDT and also initializes the Ring structures by filling the response ring with available buffers and then placing all the rest of the buffers on
                                         the free Q.
                                        Inputs:
                                                 R4
                                                                                     -Addr of PDT
                                        Outputs:
                                                 R0-R2
                                                                                     -Destroyed
                                                 Other registers
                                                                                     -Preserved
                                                 Response ring filled
Free Q filled
                                                 PDTSL_PU_SNDQFL initialized PDTSL_PU_BUFQFL initialized
                                     INIT_PU_PDT:
                     0B28
                                                             PDTSW_CMDINT E
PDTSW_RSPINT E
PDTSL_COMAREA(R4)
                     0828
                                                                                                 PDT$L_COMAREA+4
                                                 ASSUME
                     0B28
0B28
                                                                                                 PDTSW CMDINT+2
                                                 ASSUME
                                                                                     EΔ
              70
0200 C4
                                                 CLRQ
                     PDT$B_CPOLLINX
PDT$B_CRINGCNT
PDT$B_RRINGINX
PDT$B_RPOLLINX
PDT$B_RRINGCNT
                                                                                                 PDT$B_CRINGINX+1
PDT$B_CPOLLINX+1
PDT$B_CRINGCNT+1
PDT$B_RRINGINX+1
                                                 ASSUME
                                                 ASSUME
                                                 ASSUME
                                                                                     EQ
                                                  ASSUME
                                                                                     EQ
                                                                                                 PDT$B_RPOLLINX+1
                                                 ASSUME
                                                             PDTSB NOCURCON EQ
PDTSB CONBITMAP EQ
PDTSB CRINGINX(R4)
                                                                                                 PDT$B_RRINGCNT+1
                                                 ASSUME
                                                 ASSUME
                                                                                                 PDT$B_NOCURCON+1
0120 C4
               70
                                                 CLRQ
                                                             #UDABST_TEXT,-
PDTSL_DGOVRHD(R4)
                                                                                                    Save UDA port SCS datagram header
               DO
                                                 MOVL
                                                                                                     size in PDT.
0088
              00
                                                             #UDABST_TEXT,-
                                                                                                    Save UDA port SCS message header size in PDT.
                                                 MOVL
                                                             PDT$L_MSGHDRSZ(R4)
0084
       64
                                     ; Initialize PDT Q headers.
                                                             PDTSL_WAITQFL(R4),-
PDTSL_WAITQFL(R4),-
PDTSL_WAITQFL(R4),-
PDTSL_WAITQBL(R4)
00AC C4
00AC C4
00AC C4
00BO C4
               9E
                                                 MOVAB
                                                                                                    Empty wait queue header
               9E
                                                 MOVAB
                                                                                                    Empty wait queue header
                     0845
0848
0848
0108 64
                                                 MOVAB
                                                             PDT$L_PU_FQFL(R4),-
                                                                                                 ; free Q header.
                                                             PDTSL_PU_FQFL(R4)
```

+ PDT da	eta	H 12 16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 57 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (2)
0108 C4 PE 084F 010C C4 0853 0108 C4 PE 0856 0104 C4 085A 085D	2613 MOVAB 2614 2615 MOVAB 2616 2617	PDT\$L PU fQFL(R4),- ; free Q header.  PDT\$L PU fQBL(R4)  PDT\$L PU fQFL(R4),- ; Point free Q pointer to free Q. This pointer is used to test for ; emptiness of free Q.
0104 C4 085A 0B5D 0B5D 0B5D 0110 C4 9E 0B5D 0110 C4 9E 0861 0110 C4 9E 0868 0114 C4 9E 0868	2618 2619 MOVAB 2620 2621 MOVAB 2622	PDT\$L_PU_SNDQFL(R4) ; Send Q header.  PDT\$L_PU_SNDQFL(R4)  PDT\$L_PU_SNDQFL(R4) ; Send Q header.  PDT\$L_PU_SNDQBL(R4)
0118 C4 086F 0118 C4 9E 0872	2624 MOVAB 2625 2626 MOVAB 2627 2628	PDT\$L_PU_BUFQFL(R4),- ; Buffer wait Q header. PDT\$L_PU_BUFQFL(R4) PDT\$L_PU_BUFQFL(R4),- ; Buffer wait Q header. PDT\$L_PU_BUFQBL(R4)
0879 0879	2629 ; Initialize in	itial credits for all possible connections.
011C C4 0876 0879 0879 0879 0879 00F4 C4 01 B0 0879 00F6 C4 01 B0 0883 00FA C4 01 B0 0888 0880	2631 MOVW 2632 MOVW 2633 MOVW 2634 MOVW	#1.PDT\$W_PU_CREDO(R4) : Initial credit of 1. #1.PDT\$W_PU_CRED1(R4) : Initial credit of 1. #1.PDT\$W_PU_CRED2(R4) : Initial credit of 1. #1.PDT\$W_PU_CRD255(R4) : Initial credit of 1.
0880	2636 ; Following loo	p is for arrays that are RINGSIZE long.
50 OF DO 088D	2638 MOVE	#UDA\$K_RINGSIZE-1,RO ; Initialize loop counter.
012C C440 01 8E 0890 013C C440 01 8E 0896 0248 C440 D4 089C 0208 C440 D4 08A1 E7 50 F4 08A6 05 08A9	2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2626 2631 2630 2631 2632 2633 2634 2635 2636 2637 2638 2636 2637 2638 2639 2631 2632 2640 2641 2642 2643 2644 2645 2645 2645	#1,PDT\$B_CRCONTENT(R4)[R0] ; Nothing in command slot. #1,PDT\$B_RRCONTENT(R4)[R0] ; Nothing in response slot. PDT\$L_CMBRING(R4)[R0] ; Clear command ring slot. PDT\$L_RSPRING(R4)[R0] ; Clear response ring slot. R0,10\$ ; Loop thru all array elements. ; Return to caller. Rest of PDT init ; called explicitly at label below.
OBAA OBAA	2647 2648 STOCK_RSPRING:	
OBAA OBAA OBAA	2649 2650 : Loop thru all 2651 : respons 2652	buffers (there are 2*RINGSIZE of them) and put them on the e ring or the free Q.
50 D4 OBAA	2653 CLRL	RO : Initialize loop variable.
52 014C C440 D0 08AC 50 DD 08B2 02E6 30 08B4	2648 STOCK_RSPRING: 2649 2650 : Loop thru all 2651 : respons 2652 2653	PDT\$L_BDTABLE(R4)[R0],R2; R2 => buffer[R0] R0 Remember loop variable before call. Q_DEALLOC_BUF Put buffer on response ring or free
50 8ED0 0887 EE 50 20 F2 088A 088E	2659 POPL 2660 AOBLSS	RO Restore loop variable. #2*UDA\$K_RINGSIZE,RO,10\$; Loop thru all buffers.
05 088E	2662 RSB	; And return to caller.

PUDRIVER V04-000

PUI

I 12

51

```
+ BUILD_PB_SB Build System Block and Pat 5-SEP-1984 01:05:05
                                                                                              VAX/VMS Macro V04-00
[DRIVER.SRC]PUDRIVER.MAR:1
                                              .SBTTL +
                                                                 BUILD_PB_SB Build System Block and Path Block
                             2665
2666
2667
2668
2669
2670
2671
2672
                      OBBF
OBBF
                                      BUILD_PB_SB - Build and fill in the System Block and the Path Block.
                      OBBF
                      This portion of the UDA port driver is responsible for adding the UDA to the system-wide configuration database. It is invoked
                                      as a one time initialization routine.
                                      The system wide configuration database consists of:
                                              SCS$GQ_CONFIG
                                             System Block ---> Path Block ---> Path Block --->...
                                              System Block ----> Path Block ---->
                                      Only systems and paths with open port-port VC's are kept on the above list.
                      OBBF
                              2690
                                      for each UDA (AZTEC or TUB1) we build a Path Block and a System Block,
                      088F
                              2691
                                      initialize them and link them into the systemwide configuration database.
                      OBBF
                      08BF
                              2693
                                      Inputs:
                      OBBF
                              2694
                              2695
                      OBBF
                                             R4
R5
                                                                                     -Addr of PDT
                      088F
088F
                              696
                                                                                     -Addr of UCB
                              2697
                              2698
2699
                      088F
                      OBBF
                             2700
2701
2702
                      OBBF
                                   BUILD_PB_SB:
                      OBBF
                                                       #PB$K_LENGTH,R1
ALLOC POOL
R0,10$
00000054 8F
                 30
                      OBBF
                                              MOVL
                                                                                                 Get size of a pathblock
Allocate one from pool
                      08C6
08C9
08CC
08CF
08CF
                              2703
                                              BSBW
        00C3
                              2704
                                              BLBS
                                                                                                 Branch around if success.
Branch if no pool
        0099
                                              BRW
                                                        PB_ALLOC_FAIL
                              2706 108:
                                                                                                 Set PB addr in stable register
This will be the only Path
           52
52
    53
                                              MOVL
                 DO
                                              MOVL
                                                        R2, PB$L_FLINK(R2)
                                                                                                   Block on this list.
                       080
                      080
 04 A2
           52
                 DO
                                                                                                  FLINK and BLINK point here.
                                              MOVL
                                                        R2, PB$L_BLINK(R2)
                       0809
           51
                 80
                      OBD9
                                              MOVW
                                                        R1,PB$W_SIZE(R2)
 08 A2
                                                                                               : Set structure size
                       OBDD
                                                       PB$B SUBTYP EQ PB$B #DYN$C SCS+<DYN$C SCS_PB@8>,=
                       OBDD
                                              ASSUME
                                                                                     PB$B_TYPE+1
     0460 BF
                 BO
                      OBDD
                                              MOVW
                                                        PB$B_TTPE(R2)
       OA A2
                       OBE
                                                                                               : Set struct type, subtype
                              2717
2718
2719
                      OBE.
 12 A2
          03
                 BO
                                              MOVW
                                                        #PB$C_OPEN,PB$W_STATE(R2)
                                                                                               ; Always in OPEN state.
                      OBE
 51 28 A5
                 DO
                                              MOVL
                                                       UCB$L_DDB(R5),R1
                                                                                               : R1 => DDB for port device.
```

		+ BUI	J 12 16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 59 LD_PB_SB Build System Block and Pat 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
	15 A1 24 A2	DO	OBEB 2721 MOVL DDB\$T_NAME+1(R1),- ; Copy port name to port block.
	15 A1 24 A2 27 A2 30	90	OBEB 2721 MOVL DDB\$T_NAME+1(R1),- ; Copy port name to port block. OBEE 2722 PB\$T_EPORT_NAME(R2) OBFO 2723 MOVB #^A/O/,PB\$T_EPORT_NAME+3(R2) ; Unit is always 0.
	2C A2 54	DO	OBF4 2724 OBF4 2725 MOVL R4,PB\$L_PDT(R2) ; Save PDT pointer in Path Block.
	38 A2	9E	OBF8 2726 OBF8 2727 MOVAB PB\$L_WAITQFL(R2),- ; Initialize empty Q header.
	38 A2 38 A2 38 A2 3C A2	9E	OBFB 2728 PB\$L_WAITQFL(R2) OBFD 2729 MOVAB PB\$L_WAITQFL(R2) - OCOO 2730 PB\$L_WAITQBL(R2)
			0002 2732 : Now build System Block.
51	00000060 8F	DO	0002 2733 0002 2734 MOVL #SB\$K_LENGTH,R1 ; Get size of SB 0009 2735 BSBW ALLOC_POOL ; Allocate from nonpaged pool
	0080 59 50 30 A3 52 00FC C4 52	30 E9 D0	OCOC 2736 BLBC RO,SB_ALLOC_FAIL : Branch if no pool
	30 A3 52 00FC C4 52	00	OCOF 2737 MOVL R2.PB\$L_SBL\(R3\); Save System Block address in PB. OC13 2738 MOVL R2.PD\(\frac{R}{2}\)_SB(R4\); Save System Block address in PDT.
	08 A2 51 0760 8F	B0	OC18 2739 OC18 2740 MOVW R1.SB\$W_SIZE(R2) ; Set struct size OC1C 2741 MOVW #DYN\$C_SCS+ <dyn\$c_scs_sb\$8>,- ; Set structure type</dyn\$c_scs_sb\$8>
	0C A2 0C A2		OC20 2742 SRSR TYPE(R2) - and subtype
	08 A2 51 0760 8F 0A A2 0C A2 0C A2 10 A2 0C A2 0C B2 63 14 A2 53	9E 9E 0E 00	OC22 2743 MOVAB SB\$L_PBFL(R2),SB\$L_PBFL(R2) : Establish Q head of path OC27 2744 MOVAB SB\$L_PBFL(R2),SB\$L_PBBL(R2) : blocks. And Q this path OC2C 2745 INSQUE (R3),aSB\$L_PBFL(R2) : block to head of that Q. OC3O 2746 MOVL R3,SB\$L_PBCONNX(R2) : Let this path be Next path.
	0C B2 63 14 A2 53	DO	OC30 2746 MOVL R3,SB\$L_PBCONNX(R2) ; Let this path be Next path.
			0034 2748; Here we concoct the SYSTEMID of this controller. It is made up of the 0034 2749; following pieces:
			0C34 2750 : 0C34 2751
			0034 2753 :
			0C34 2754 1 TR number UDA CSR address
	50 24 A5 50 2C A0		0C34 2755 ; !.!! 0C34 2756 0C34 2757 MOVL UCB\$L_CRB(R5),R0 ; R0 => CRB.
	60	DO DO	OC34 2757 MOVL UCB\$L_CRB(R5),R0 ; R0 => CRB. OC38 2758 MOVL CRB\$L_INTD+VEC\$L_IDB(R0),R0 ; R0 => IDB. OC3C 2759 MOVL IDB\$L_C\$R(R0),- ; Move C\$R to low longword of
	50 18 A2	D0 B0	0C3E
	50 14 A0 0C A0 1C A2		0C44 2762 MOVW ADP\$W_TR(R0) Move nexus number to high 0C47 2763 SB\$B_\$Y\$TEMID+4(R2) word of \$Y\$TEMID.
	1D A2 80 8F	88	
	00000000°GF	70	OC4E 2766 MOVQ G^EXE\$GQ_SYSTIME,- ; Copy current time to boot time
	SC VS	04	OC56 2768 CLRL SB\$L CSB(R2) : Clear link to newest CSB.
			0C59 2769 0C59 2770 ; Here link System Block onto system list. 0C59 2771
50	00000000°GF	DE	0C59 2772 MOVAL G^SCS\$GQ_CONFIG,RO : RO => Systemwide list head of system blocks. 0C60 2774 INSQUE (R2),a4(R0) : Queue to tail of list. 0C64 2775 MOVL S^#SS\$_NORMAL,RO : Indicate success and color of the system blocks. 0C67 2776 RSB : return to caller.
	04 B0 62 50 01	0E 00 05	0C60 2774 INSQUE (R2),24(R0) : Queue to tail of list. 0C64 2775 MOVL S^#SS\$_NORMAL,R0 : Indicate success and
	<i>y</i> 01	05	OC64 2775 MOVL S^#S\$\$_NORMAL,RO ; Indicate success and OC67 2776 RSB ; return to caller. OC68 2777

PUDRIVER V04-000 K 12

+ BUILD\_PB\_SB Build System Block and Pat 5-SEP-1984 01:05:05 VAX/VMS Macro V04-00 [DRIVER.SRCJPUDRIVER.MAR;1 Page 60 (2)

2778 PB\_ALLOC\_FAIL: 2779 SB\_ALLOC\_FAIL: 2780 CLRL 2781 RSB

RO

: Indicate failure and : return to caller.

PUDRIVER V04-000

VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR; 1

```
62
                                                                                           .SBTTL +
                                                                                                                         ALLOC_POOL
                                                                              This subroutine allocates and zeroes nonpaged pool.

It is assumed here that the call here is always made from a called internal subroutine, implying that two return points must be popped off the stack if the thread is suspended.
                                                                               Inputs:
                                                                                          R1
R5
                                                                                                                                        -# bytes of pool to allocate
                                                                                                                                        -Addr of UCB
                                                                               Outputs:
                                                                                          RO
R1
R2
                                                                                                                                        -0/1 for fail/success
                                                                                                                                        -# bytes actually allocated
-Addr of buffer allocated
                                                                            ALLOC_POOL:
                                                                                                                                                       ; Allocate and zero pool
                                          8ED0
DD
16
E9
B8
2C
BA
8ED0
17
                            0090
                                                                                           POPL
                                                                                                          UCB$L_DPC(R5)
                                                                                                                                                           Remember return
                                                                                                         R3
G^EXESALONONPAGED
                                                                                           PUSHL
                                                                                                                                                           Save R3.
                                                                                                                                                          Allocate from nonpaged pool
Skip clearing structure if failure
Save MOVC registers
Zero initialize structure
Restore MOVC registers
Restore R3.
                    00000000
                                                                                          JSB
BLBC
                                                                                                          RO,10$
                                                                                                         #^M<RO,R1,R2,R4,R5>
#0,(SP),#0,R1,(R2)
#^M<RO,R1,R2,R4,R5>
                                                                                           PUSHR
62
         51
                                                                                           MOVC 5
                                                                                           POPR
                                                                                           POPL
                                                                                                                                                          Return to caller.
Here we suffered an allocation failure.
Prepare to wait awhile before trying
                            0090
                                     D5
                                                                                           JMP
                                                                                                          aucast_DPC(R5)
                                                                           105:
                                                                                                                                                             again.
                                                                                                         R1,UCB$L PU ALLOC(R5)
UCB$L FR3(R5)
R4,UCB$L FR4(R5)
UCB$L_FPC(R5)
                               10 A5
54
0C A5
                                                                                                                                                           Save size of block to allocate. Pop given R3 into save area.
                   00A0 C5
                                                                                           MOVL
                                           8EDO
                                                                                           POPL
                                          DO
BEDO
                      14 A5
                                                                                           MOVL
                                                                                                                                                           Save R4
                                                                                                                                                           Save caller's caller's return.
                                                                                           POPL
                                                                                                         UCB$L_CRB(R5).R3
B^20$,CRB$L_TOUTROUT(R3);
#ALLOC_DELTA,-
G^EXE$GL_ABSTIM,-
CRB$L_DUETIME(R3)
                                                                                                                                                       : R3 => CRB.
: Establish wakeup routine.
: Establish a small delay.
                                               D0
9E
C1
                                                                                           MOVL
                1C A3
                                                                                           MOVAB
                                                                                           ADDL3
                    00000000 GF
                                               05
                                                                                           RSB
                                                                                                                                                       : Evaporate for awhile.
                                                                           205:
                                                                                                         #IPL$_SCS
CRB$L_AUXSTRUC(R3),R5
#DYN$C_UCB,-
UCB$B_TYPE(R5)
30$
                                                                                           SETIPL
                                                                                                                                                          Lower IPL after wakeup. R5 => UCB or PDT.
                                               D0
                                                                                           MOVL
                      55
                                10
                                                                   2860
2861
2862
2863
2864
2865
2866
2867
2868
                                                                                                                                                          Determine which, UCB or PDT.
                                                                                           CMPB
                                OA
                                               13
D0
                                                                                                                                                          EQL implies UCB.

If PDT, go one level deeper so that here R5 => UCB.

Restablish null wakeup routine.
                                                       OCDC
                                                                                           BEQL
                                                       OCDE
                                                                                           MOVL
                   55
                            00DC
                                     C5
                                                                                                          PDT$L_UCBO(R5),R5
                                                                           305:
                                                                                                         NULL ROUTINE,-
(RB$E_TOUTROUT(R3)
UCB$L_PU_ALLOC(R5),R1
UCB$L_FR3(R5),R3
                                                9E
                             F412 CF
                                                                                           MOVAB
                                     A3
C5
A5
                                                                                                                                                          Restore R1 = size of block to alloc. Restore R3 and R4.
                            00A0
                                                                                           MOVL
                                                       OCEE
                                                                                           MOVO
```

+ ALLOC\_POOL

DD OCF2 2869 DD OCF5 2870 11 OCF9 2871

009C C5

N 12

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1

Page 63 (2) ; Re-establish caller's caller's return poin ; Re-establish caller's return point. ; Go try again.

PUSHL PUSHL BRB UCB\$L\_FPC(R5)
UCB\$L\_DPC(R5)
ALLOC\_POOL

PU VO

```
OCFB 2873
OCFB 2874
OCFB 2875
OCFB 2875
OCFB 2876
OCFB 2877
OCFB 2877
OCFB 2878
OCFB 2878
OCFB 28878
OCFB 28878
OCFB 2889
OCFB 2880
OCFB 2880
OCFB 2881
OCFB 2881
OCFB 2881
OCFB 2882
OCFB 2882
OCFB 2883
OCFB 2883
OCFB 2884
OCFB 2884
OCFB 2885
OCFB 2885
OCFB 2885
OCFB 2886
OCFB 2887
OCFB 2888
OCFB 2888
OCFB 2888
OCFB 2888
OCFB 2889
OCFB 2890
OCFB 2890
OCFB 2891
OCFB 2891
OCFB 2892
```

: Return to caller.

PUDRIVER VO4-000

05

.ENABL LSB

PUE VO4

```
2919
2920
2921
2922
2923
2924
2925
2926
2927
0D0C
0D0C
0D0C
0D0C
                                                CONNECTION MANAGEMENT CALLS
+ FPC$CONNECT, COM
                                  . SBTTL
                                                                                           COMPLETE PROCESSING A CONNECT
                       This routine is JMP'ed to from SCS$CONNECT with a CDT allocated (and in the closed state) and initialized with the SYSAP's connect parameters or 0's for fields not yet used. FPC$CONNECT
000C
000C
000C
                       does port-specific processing.
                       The UDA port driver only supports one connection at a time. The first thing that FPC$CONNECT checks for is that there are no current connections on this port. Then if there are none we check that the target of the connection is one of the ones supported. If so, then the initial credits allotted to this connection are granted, the connection ID is saved, the CDT address is stored and the CDT state is set to open.
ODOC
ODOC
ODOC
ODOC
          ODOC
ODOC
ODOC
                       Inputs:
ODOC
ODOC
                                                                             -Addr of CDT
ODOC
                                                                             -Addr of PDT
ODOC
ODOC
                                  CDT initialized as follows:
ODOC
ODOC
                                  CDT$L_LCONID
                                                                             -Local conid
ODOC
                                                                             -Addr to call in SYSAP for rec'd msgs
-Addr to call in SYSAP for rec'd dgs
                                             MSGINPUT
ODOC
                                             DGINPUT
ODOC
                                             ERRADDR
                                                                             -Addr to call in SYSAP for connection errors
                                                                             -Remote station addr
-Addr of PDT
000C
                                             RSTATION
ODOC
                                             PDT
                                                                            -Minimum send credit reg'd by SYSAP
-Initial credit extended by SYSAP
-Initial # of dg's queued
ODOC
                                             MINSEND
ODOC
                                             INITLREC
ODOC
                                             DGREC
ODOC
                                             STATE
                                                                             -CLOSED
ODOC
                                             PB
                                                                             -Addr of selected PB to remote system
ODOC
                                             WAITQFL/BL
                                                                             -Set to show no entries
ODOC
                                             RPROCNAM
                                                                             -Addr of dest process name
ODOC
                                                                             -Addr of local process name
                                             LPROCNAM
ODOC
                                             CONDAT
                                                                             -Addr of connect data
ODOC
ODOC
                                  other CDT fields
                                                                             -0
0D0C
(SP)
                                                                             -Return PC in SYSAP
           2962
2963
2965
2965
2966
2968
2968
2970
2971
2972
2973
2974
                       Outputs:
                                                                             -Status: SS$_NORMAL, SS$_FAILRSP,
SS$_REJECT, SS$_INSFMEM
-Reject reason or fail response reason
                                  RO
                                  R1
                                                                             if RO = REJECT or FAILRSP
-Addr of ACCEPT_REQ if RO = success
                                  other registers
                                                                             -Preserved
                                  CDT$L_RCONID - UDA virtual circuit number
```

+ FPC\$CONNECT, COMPLE	E 13 TE PROCESSING A CON	16-SEP-1984 01:05:05 5-SEP-1984 00:17:10	VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR;1	Page	67

48	53 50	49	54	24 24	50 50	000	53 4D 00009 53 4D 00009 55 44 00003	0D0C 2976 0D15 2977 0D15 2978 0D1E 2979 0D1E 2980 0D21 2981 0D21 2983	VCONAM: VCONAML VCINAM: VCINAML VC2NAM: VC2NAML	ASCII EN = -V ASCII EN = -V ASCII EN = -V	/MSCP\$DISK/ CONAM /MSCP\$TAPE/ C1NAM /DUP/ C2NAM	Name for UDA VC 0 name length Name for UDA VC 1 name length Name for UDA VC 2 name length
								0D21 2987 0D21 2987 0D21 2984	FPC\$CON	NECT::		
			50			C4 04 A0	E1	0D21 2984 0D26 2986 0D28 2986 0D2B 2988 0D2B 2988		MOVL BBC	PDT\$L_UCBO(R4),R0 #UCB\$V_ONLINE,- UCB\$W_STS(R0),CON_NO_NOD	RO => UCB. Reject connect if offline.
								0D2B 2990 0D2B 2991		\$CHK_CD		; Verify that CDT state ; is closed; if not, ; caller made error
								0D34 2993	: If th	ction car	d process name is MSCP\$DI	SK, MSCP\$TAPE or DUP, then the
					00A4	53 01 00	DD EO	0D34 2996 0D36 2997		PUSHL BBS	R3 #UDA\$V_STOPPED UCB\$B_UDAFLAGS(R0),-	Remember R3=>CDT. Only allow Connections to DUP if Port is closed.
		20		00	AF	1A 09 10	20	0D38 2998 0D3B 2999 0D3C 3000		CMPC5	#VUUNAMLEN.VUUNAM.#~A/ /	
				50 E	33	10 5F	13	0D41 3001 0D44 3003 0D46 3003		BEQL	#16,acdtsL_RPROCNAM(R3) CONVCO	Is the connection to MSCP\$DISK? If yes make connection to VCO
		20			53	6E	D0 2D	OD46 3004		MOVL	(SP),R3	; Refresh R3 => CDT.
		20		0	SS AF BS	6E 09 10 43	13	0D49 3005 0D4E 3006		CMPC5 BEQL	#16,acdtsl_RPROCNAM(R3) CONVC1	: Is the connection to MSCP\$TAPE? : If yes make connection to VC1
					2.7			0D4E 3006 0D51 3007 0D53 3008 0D53 3009				
					53	6E		OD56 3010	TSTVC2:	MOVL		; Refresh R3 => CDT.
		20	9	0	AF B3	03 10 27	20	0D56 3011 0D5B 3012		CMPC5 BEQL	#VC2NAMLEN, VC2NAM, #^A/ / #16, acdt\$L_RPROCNAM(R3) CONVC2	Is the connection to DUP? If yes make connection to VC2 Remove R3 from stack.
						53	13 8ED0	0D60 3014	CON_NO_	POPL	R3	Remove R3 from stack.
			50			GF BF		0D63 3015 0D63 3016 0D69 3017 0D6E 3018 0D6F 3015 0D6F 3020 0D75 3021	COMING	JSB MOVZWL RSB	G^SCS\$DEALL_CDT #SS\$_NOSUCHRODE,RO	: Free R3 => CDT. : Indicate No Such Node.
			01	200	0000	) lee		0D6F 3019	CONREJ:		CACCCERFALL CRY	
			50			GF 8F	16 30 05	0D6F 3020 0D75 3021		MOVZWL	G^SCS\$DEALL_CDT #SS\$_REJECT,RO	<pre>; Free R3 =&gt; CDT. ; Otherwise reject connection</pre>
								0D7A 302 0D7B 302 0D7B 3024	CON_NO_	RSB LISTEN:		*
			50	000	000( 215(	GF BF	16 30 05	OD81 3025		JSB MOVZWL RSB	#SS\$_NOLISTENER,RO	: Free R3 => CDT. : Indicate No Such Listener. :
								0D87 3028 0D87 3029	: Make	a connec	tion to MSCP\$DISK which i	s virtual circuit 0 for a
			50		00E (	: (4	9E	0087 3030 0087 3031 0087 3032	CONVC2:	MOVAB	PDT\$L_PU_VC2(R4),R0	; Setup for common code.

			. ,,	COCOM	6617	OF LETE	, MOCESS	110 A CON 7-3EF-1704 00		. TO EDNITER SRESPONTIVER PINK, I
51	00F8 52	02 1B	9E 00 11	0D8C 0D91 0D94 0D96	3033 3034 3035		MOVAB MOVL BRB	PDT\$W_PU_CRED2(R4),R1 #2,R2 CON_COMMON		Initial credits to assign. Remote connection ID. Branch around.
50 51	00E8 00F6 52	C4 C4 O1 OC	9E 9E 00 11	0D96 0D96 0D9B 0DA0 0DA3 0DA5	3035 3036 3037 3038 3040 3041	CONVC1:	MOVAB MOVAB MOVL BRB	PDT\$L_PU_VC1(R4),R0 PDT\$W_PU_CRED1(R4),R1 #1,R2 CON_COMMON		Setup for common code. Initial credits to assign. Remote connection ID. Branch around.
50 51	00E4 00F4	C4 C4 52	9E 9E 04	ODAS ODAS ODAS	3042 3043 3044 3045 3046 3047	CONVCO:	MOVAB MOVAB CLRL	PDT\$L_PU_VCO(R4),R0 PDT\$W_PU_CREDO(R4),R1 R2	•	Setup for common code. Initial credits to assign. Remote connection ID is zero.
0128	<b>C4</b>	53	8EDO E1	0DB1 0DB1 0DB4	3048	CON_COM	POPL BBC	R3 R2,PDT\$B_SERVERS(R4),-		Refresh R3 => CDT. See if this Server supported at this
0127	<b>C4</b>	52	EZ	ODB9 ODBA	3050 3051 3052 3053		BBSS	R2, PDT \$B_CONBITMAP(R4),		port. If not, branch.  Mark corresponding bit in bit map as OPEN. If already set, reject.
14	60 A3 0126	53 52 C1 52 AF 53 52 C4	00 00 96	008F 00C0 00C3 00C7	3053 3054 3055 3056 3057 3058		MOVL INCB	CONREJ R3,(R0) R2,CDT\$L RCONID(R3) PDT\$B_NOCURCON(R4)		Save address of CDT for VCx Set virtual circuit number into CDT Increment # of current connections.
40	A3	61	В0	ODCB ODCB ODCF	3057 3057		MOVW	(R1),CDT\$W_SEND(R3)	;	Put in initial send credits.
	28	02 A3	80	ODCF ODD1	3059 3060 3061		MOVW	#CDTSC_OPEN CDTSW_STATE(R3)		Move CDT state to open
				0DD3 0DD3 0DD3 0DD3	3062 3063 3064	Here with	e make caller the Conn	room on the stack to cre . In order to get contr ect data, we call him ba	ate	a Connect Message to return after the caller is finished as a co-routine.
5E	52 <sup>DO</sup>	51 AE 5E	8ED0 9E 00	ODD3 ODD3 ODD6 ODDA	3065 3066 3067 3068		POPL MOVAB MOVL	R1 -SCSCMG\$S_SCSCMGDEF(SP) SP,R2	,SP	: R1 has callers return point. : Create space on stack. : R2=>Connect data area.
00	6E 62	3E	<b>BB</b>	ODDD ODDD ODDF	3069 3070 3071		PUSHR MOVC5	#^M <r1,r2,r3,r4,r5> #0,(SP),#0,-</r1,r2,r3,r4,r5>		<pre>; Save MOVC registers ; Zero initialize structure</pre>
	62	00 30 3E	BA	ODE 3	3073		POPR	#SCSCMG\$5_\$CSCMGDEF, (R2 #^M <r1,r2,r3,r4,r5></r1,r2,r3,r4,r5>	()	; Restore MOVC registers
				ODE7 ODE7 ODE7	3075 3076	•	MOVB	SYSGEN_PARAMETER - SCSCMG\$B_SNDATA+1(R2)		; Copy Allocation Class.
5E	50 30	01 61 AE	3C 16 9E 05	ODE7 ODEA ODEC ODFO	3071 3072 3073 3074 3075 3076 3077 3078 3081 3082 3083		MOVZWL JSB MOVAB RSB	S*#SS\$_NORMAL,RO (R1) SCSCMG\$S_SCSCMGDEF(SP),	SP	: Set normal completion : Call back Caller as co-routine : Free up stack space. : and return
				ODF 1 ODF 1 ODF 1	3083		.DSABL	LSB		

```
G 13
                                      + FPC$DCONNECT, PROCESS A DISCONNECT CAL 5-SEP-1984 01:05:05
PUDRIVER
                                                                                                                   VAX/VMS Macro V04-00
[DRIVER.SRC]PUDRIVER.MAR:1
V04-000
                                                                    .SBTTL +
                                                                                       FPC$DCONNECT, PROCESS A DISCONNECT CALL
                                             ODF 1
                                             ODF 1
                                             ODF 1
                                                             FPC$DCONNECT is called by the SYSAP. It may be called only from the
                                                     3090
                                             ODF 1
                                                             open state. The CDT is moved to the closed state.
                                             ODF 1
                                                     3091
                                             ODF 1
                                                             Inputs:
                                             ODF 1
                                             ODF 1
                                                                                                 -Disconnect reason
                                             ODF'
                                                                                                 -Addr of CDT being disconnected
                                             ODF'
                                                                    R4
                                                                                                 -Addr of PDT
                                             ODF 1
                                                             Outputs:
                                             ODF'
                                             ODF
                                                     100
                                                                                                 -Status: SS$_NORMAL, SS$_ILLCDTST
                                                                    R1.R2
                                             ODF
                                                     101
                                                                                                 -Destroyed
                                             ODF'
                                                                    other registers
                                                                                                 -Preserved
                                             ODF
                                             ODF
                                             ODF
                                             ODF
                                                          FPCSDCONNECT::
                                             ODF
                        26 A3
                                  50
                                             ODF
                                        80
                                                                              RO,CDT$W_REASON(R3)
                                                                    MOVW
                                                                                                           : Save disconnect reason
                                                                    SCHK_COTSTATE
                                             ODF 5
                                                                                                           Assure that CONNECTION is open.
                                             ODF S
                                                                              OPEN, -
                                                                              ERROR=STATE_ERR
                                             ODF 5
                                             ODF
                                        BO
                                                                              #CDTSC_CLOSED, -
CDTSW_STATE(R3)
                                             ODF
                                                                    WVOM
                                                                                                             Move state to closed
                           0126
                                        97
                                                                    DECB
                                                                              PDT$B_NOCURCON(R4)
                                                                                                             Decrement # of current connections.
                  14 A3
                                        EF
            50
                           02
                                  00
                                                                    EXTZV
                                                                             #0,#2,CDT$L_RCONID(R3),R0; Get index of CDT pointer for connection.
                                        E4
                  00 0127 C4
                                 50
                                                                    BBSC
                                                                              RO, PDT$B_CONBITMAP(R4), 10$; Clear the connection active bit
                                                    3120 108:
                                             OE1
                                                            The following two instructions save the available credits on the connection that we are disconnecting so that we can later re-connect. This is only
                                             OE
OE
OE
                                                              useful if dis-connecting and later re-connecting do not have an FPC$MRESET done in between. FPC$MRESET re-inits the credits for all possible
                                                              connections (in INIT_PU_PDT, called from HARDWARE_INIT).
                   51
                         00F4 C440
                                        3E
                                                                    MOVAU
                                                                             PDT$W_PU_CREDO(R4)[R0],R1; R1=> Repository of credits for this
                                                                                                               connection ID.
                                                                              CDTSW_SEND(R3),(R1)
                              40 A3
                                        B0
                                                                                                              Save current credits for later connect.
                                                                    MOVU
                                                          ; End of code that saves available credits.
                       F2DC CF
00E4 C440
00000000 GF
50 01
                                                                             NULL CDT,-
PDT$[ PU CDTARY(R4)[R0]
G^SCS$DEĀLL CDT
S^#SS$_NORMĀL,R0
                                                                    MOVAB
                                                                                                             Reset ptr.
                                                                                                             Deallocate R3 => CDT.
                                                                    JSB
                                                                    MOVZWL
RSB
                                                                                                             Normal return status.
```

VO

VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR;1

3160 3161

3162 3163

3164 3165

3166 3167

3168 3169 3170

3171

```
SEQUENCED MESSAGE CALLS
+ FPC$ALLOCMSG, ALLOCATE A MESSAGE BUFFER
.SBTTL
```

FPC\$ALLOCMSG is optimized for the case where all resources that are allocated are available. FPC\$ALLOCMSG first checks the state of the CONNECTION to assure that it is OPEN. Then it allocates a send credit and a buffer. Finally it points R2 at the application (MSCP) portion of the buffer, stores R2 in CDRP\$L\_MSG\_BUF and returns a success code.

Exceptions to this flow are handled out of line.

first, if the CONNECTION state is NOT open, we return the SS\$\_ILLCDTST status.

If no send credits are available, the thread is suspended on the CDT\$L\_CRWAITQBL.

Finally, if no buffers are available, we first try to scare some up by calling internal subroutine POLL CMDRING, which polls the command ring to free up slots and buffers. If upon return from this call, a buffer is available, we simply rejoin the mainline code. If however, buffers are still NOT available, we return the previously allocated send credit and suspend the thread on PDT\$L\_BUFQBL.

Upon resumption of threads from either of these wait Q's, we simply branch back to the start of the routine and try all over again.

## Inputs:

-Addr of PDT -Addr of CDRP CDRP\$L\_CDT -Addr of CDT

#### Outputs:

-Status: SS\$\_NORMAL, SS\$\_ILLCDTST -Destroyed -Addr of message buffer, if status=success Other registers -Preserved CDRP\$L\_MSG\_BUF -Addr of message buffer, if status=success

### FPCSALLOCMSG::

3186 24 A5 CDRP\$L\_CDT(R5),R2 MOVL Get CDT addr SCHK\_CDTSTATE Verify connection state 3188 3189 3190 3191 OPEN .is open. ERROR=STATE\_ERR,-Else report error to caller CDT=R2 3192 3193 3194 3195 B7 19 0F DECW CDTSW\_SEND(R2) Allocate the send credit. 20\$ BLSS LSS means no credits available. 0108 RO => free buffer. apptsL\_pu\_fQfL(R4),R0 REMQUE BVS VS implies NO buffers.

52 10	14 AI AS 55 50 0	9E 2 00 3C 05	0E47 0E47 0E4B 0E4F 0E52 0E53	3196 3197 3198 3199 3200	10\$:	MOVAB MOVL MOVZWL RSB	UDABST_TEXT(RO),R2 R2,CDRPSL_MSG_BUF(R5) S^#SS\$_NORMAL,R0		R2 => MSCP portion of buffer. Return to caller in CDRP as well. Success return. And return.
51	3C A	00	0E53 0E57 0E57	3203 3204	20 <b>\$</b> :	MOVL BRB	CDT\$L_CRWAITQBL(R2),R1	:	R1 => where to INSQUE to await credits. Branch around to common suspend code.
	036	30	ÖE 59	3206 3207 3208	300.	BSBW	POLL_CMDRING	:	Reclaim released buffers from
50 51	0108 D		0E5C 0E61 0E63 0E67 0E6C	3209 3210	405:	REMQUE BVC MOVL MOVL	aPDT\$L_PU_FQFL(R4),R0 10\$ CDRP\$L_CDT(R5),R2 PDT\$L_PU_BUFQBL(R4),R1		command ring.  Again try for RO => free buffer.  VC implies buffers. Branch to mainline.  Refresh R2=>CDT after call to POLL CMDRING  R1 => where to INSQUE to await buffers.
	40 A 18 A	86 8EDO DD 11	0E6C 0E6F 0E73 0E8B 0E8E	3212 3213 3214 3215 3216 3217		INCW POPL \$SUSP_SO PUSHL BRB	CDT\$W_SEND(R2) CDRP\$E_SAVD_RTN(R5) CS (R1) CDRP\$L_SAVD_RTN(R5) FPC\$ALCOCMSG		Return improper allocate. Save high level return. Suspend on R1 => wait Q element. Restore high level return. And go back to check on credits.

```
.SBTTL +
                                                                 FPC$DEALLOMSG. DEALLOCATE A MESSAGE BUFFER
    FPC$DEALLOMSG resets the message address specified by the caller to the top of the message buffer and clears CDRP$L_MSG_BUF. It then decides whether to insert the free buffer onto the RESPONSE RING or onto the free Q of buffers, with the RESPONSE RING having priority, and being selected whenever it is not entirely full. If the RESPONSE RING is full then the buffer is INSQUED onto PDT$L_PU_FQBL.
    If this INSQUE represents the first buffer on the free Q, then we attempt to resume any threads waiting for buffers (PDT$L PU_BUFQFL). While the free Q remains non-empty and there exist threads waiting for buffers, we continue to resume the threads until either we run out of buffers or we run out of threads to resume.
     Internal entrypoint Q_DEALLOC_BUF is called from POLL_CMDRING after R2 has been pointed at the buffer header. Also internal entrypoint INSERT_IN_RRING is called from INIT_PU_PDT at CONNECT time in order to prime the RESPONSE RING.
     Inputs:
                                                                                       -Addr of PDT
                                                                                       -Addr of CDRP
                      CDRP$L_MSG_BUF
                                                                                       -Addr of message buffer
     Outputs:
                      R0-R2
                                                                                       -Destroyed
                      Other registers
                                                                                       -Preserved
                      CDRP$L_MSG_BUF
                                                                                       -Cleared
FPC$DEALRGMSG::
```

	52	14	C2	0E90 0E93	3253 3254 3255	SUBL BRB FPC\$DEALLOMSG::	#UDAB\$T_TEXT,R2 Q_DEALLOC_BUF		R2 => buffer header. and branch around to common code.
		00	• • •	0695	3255	FPC\$DEALLOMSG::	A_DEMETOC_BOL	•	and branch around to common code.
52	10	14	<b>C3</b>	0E 95	3257	SUBL3	#UDABST TEXT CDRPSL_MSG_BUF(R5),R2		02 -> huffer header
76	10	14 A5 A5	04	0E9A 0E9D	3259	CLRL	CDRP\$L_MSG_BUF(R5)		R2 => buffer header. Prevent spurious deallocates.
				0E9D 0E9D	3261 3262 3263	FPC\$QUEUEDG:: Q_DEALLOC_BUF:		:	Called here from POLL_CMDRING, with R2 => free buffer.
	0125	10	91	0E9D 0E9D 0E9F 0EA2	3264 3265	CMPB	#UDA\$K_RINGSIZE,- PDT\$B_RRINGCNT(R4)		See if response ring is full up.
	0125	2A	15	OEA2	3266	BLEQ	INSERT_IN_FREEQ		LEQ implies full. Goto put on free Q.
				OEA4 OEA4	3267 3268	INSERT_IN_RRING	•	:	Here R2 => buffer to insert.
50	04 0123	00	EF	OEA4 OEA7	3269 3270 3271	EXTZV	#0.#UDASK RINGEXP PDTSB_RRINGINX(R4),R0	:	RO = index of slot to use in response ring.
0	13C C	A2 440	90	OEAB OEAE OEAE OEB2	\$271 \$272 \$273 \$274 \$275	MOVB	UDABSB_BUFFNO(R2) PDTSB_RRCONTENT(R4)[R0]	•	Label new contents of this slot.

							K 13	:05:05 VAX/VMS Macro V04-00 Page 73
		+ FP	C\$DEAL	LOMSG,	DEALLO	CATE A M	16-SEP-1984 01 1ESSAGE BU 5-SEP-1984 00	:05:05 VAX/VMS Macro V04-00 Page 73 :17:10 [DRIVER.SRC]PUDRIVER.MAR;1
08 A2 09 A2	50 01	90	0EB2 0EB6	3276 3277 3278		MOVB	RO, UDABSB_RINGINX(R2) #1, UDABSB_RINGNO(R2)	<pre>Remember where this buffer is for debugging.</pre>
1	3C 0 A2	DO	OEBA OEBA OEBA OEBC OEBE	5280 5281 5282 5283		ASSUME ASSUME MOVL	UDABSB_CREDTYPE EDUDABSB_CONID ED #UDABSC_LENGTH-UDABST_TUDABSW_MSG_LEN(R2)	UDAB\$W_MSG_LEN+2 UDAB\$B_CREDTYPE+1 EXT,- ; Initialize response buffer ; length and zero credits, ; type and conid.
0208	CAZ	DO	OEBE OEBE	3284 3285 3286		MOVL	UDAB\$L_DESCRIP(R2),-	; Fill in command ring slot.
012 012	3 (4	96 96	OECS OECS	3287 3288 3289		INCB	UDAB\$L_DESCRIP(R2),- PDT\$L_RSPRING(R4)[R0] PDT\$B_RRINGINX(R4) PDT\$B_RRINGCNT(R4)	; Next time use next slot in ring. ; Increment # slots in use.
		05	OECD OECD OECD	3290 3291 3292	INSERT_	RTN: RSB		; And return to caller or caller's caller.
			OECE	3293	INSERT_	IN_FREEO	1:	
010	62 C D4 F8	0E 12	OECE OECE OEDO OED3	3293 3294 3295 3296 3297		INSQUE BNEQ	UDAB\$L_FLINK(R2),- apdt\$L_pu_fqbL(R4) INSERT_RTN	; Insert free buffer onto free Q. ; NEQ implies not first buffer on Q.
			OEDS OEDS OEDS OEDS	3297 3298 3299 3300 3301	10\$:	\$RESUME		; Resume first thread awaiting buffers. ; Label to branch to if Q empty.
010 010	4 C4 8 C4 E3	D1 12 05	OEE9 OEED OEFO OEF2	3302 3303 3304 3305 3306		CMPL BNEQ RSB	PDT\$L_PU_FQPTR(R4),- PDT\$L_PU_FQFL(R4) 10\$	; Test for emptiness of free Q. ; If list points to itself, then empty. ; NEQ means NOT empty, so try to resume ; Return to caller if empty.

K 13

51

52

51

50

24 A5

40 A1 08 1C A5 0 01

40 A1 18 A5

24 A5

DO

87

18

FPC\$RCLMSGBUF::

MOVL CDRP\$L\_CDT(R5),R1
\$CHK\_CDTSTATE OPEN,ERROR=STATE\_ERR,CDT=R1

: R1 => CDT. : Assure that connection open. PU

DECW CDTSW\_SEND(R1) ; Test decrement a credit.

75 (5)

PUDRIVER V04-000		•	AT LOW	PRIORITY		M 13 16-SEP-1984 5-SEP-1984	01:05:05 VAX/VMS Macro V04-00 Page 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1
	52 50 CT A5 O1 A5 O1 A5 O1 A5 O1 A5 A5 CT	19 00 3C 05 8ED0	OF 42 OF 48 OF 4B OF 4C OF 4F OF 53 OF 6F	3365 3366 3367 3368 3370 3371 3372 3373 3374 3375	INCW POPL \$SUSP_SO	10\$ CDRP\$L_MSG_BUF(R5),R2 S^MSS\$_NORMAL,R0  CDT\$W_SEND(R1) CDRP\$E_SAVD_RTN(R5) CS aCDT\$L_CRWAITQBL(R1) CDRP\$L_SAVD_RTN(R5) FPC\$RCEMSGBUF	: LSS implies there were none to give.  : Return R2 => msg buffer.  : Return status for caller  : And return.  : Here only if allocation failure.  : Restore from above test decrement.  : Save first level return address.  : Suspend this thread at TAIL of  allocation wait list.  : Restore first level return to stack.  : Go back and try to allocate.

PU

				0F71 3377 0F71 3378	.SBTTL	+ FPC\$SNDCNTI	1SG, SEND COUNTED SEQUENCED MESSAGE
				0F71 3379 0F71 3380 0F71 3381 0F71 3382 0F71 3383 0F71 3384 0F71 3385 0F71 3386	R1 R4 R5 CDRP\$L CDRP\$L	-A( -A( CDT(R5) -A(	bytes of application data idr of PDT idr of CDRP idr of CDT idr of message (user portion) SPID (to set RETFLG)
				OF71 3387	: Outputs:		
				0F71 3389 0F71 3390 0F71 3391	R1,R2	-De	tatus: SS\$_NORMAL, SS\$_ILLCDTST estroyed reserved
				0F71 3393 0F71 3394	FPC\$SNDCNTMSG::		
5	0 24	A5	DO	0F71 3395 0F71 3396 0F75 3398 0F75 3398 0F75 3400	MOVL SCHK CD	CDRP\$L_CDT(R5),R0 )TSTATE - OPEN,- ERROR=STATE_ERR,- CDT=R0	RO => CDT Verify connection is open Else report error to SYSAP
5	2 10	14 A5 A5	C3	OF 7E 3402 OF 80 3403 OF 83 3404	SUBL3	#UDABST TEXT,- CDRP\$L MSG_BUF(R5) CDRP\$L_MSG_BUF(R5)	; Point to buffer header. ; R2 => buffer header. ; Prevent spurious deallocates.
1	0 A2 14 13	51 A0 A2	D0 90	0F86 3407 0F86 3408	MOVL	UDAB\$B_CREDTYPE UDAB\$B_CONID R1,UDAB\$W_MSG_LEN() CDT\$L_RCONID(R0),- UDAB\$B_CONID(R2)	EQ UDAB\$W_MSG_LEN+2 EQ UDAB\$B_CREDTYPE+1 R2); Put message length in header. ; Put remote connection ID in message ; header.
1	0 A5 OC	53 A5	7D 8ED0	OF 8D 3410 OF 8F 3411 OF 8F 3412 OF 93 3413 OF 97 3414	MOVQ POPL	R3, CDRP\$L_FR3(R5) CDRP\$L_FPC(R5)	; Save context in CDRP.
	0122	10	91	0F97 3415 0F99 3416 0F9C 3417	CMPB	#UDA\$K_RINGSIZE,- PDT\$B_TRINGCNT(R4) CRING_FULL	<pre>; See if any slots available in command ; ring. ; LEQ implies ring full.</pre>
				OF 9E 3419	INSERT IN CRING	<b>:</b>	<pre>: Called from POLL_CMDRING with : R2 =&gt; buffer.</pre>
0	04 0120	00	EF	0F9E 3421 0F9E 3422 0FA1 3423 0FA5 3424 0FA5 3425	EXTZV	#0.#UDA\$K RINGEXP	RO = index of slot to use in command RO ; ring.
	012C C	A2	90	0FA5 3432	MOVA	UDABSB_BUFFNO(R2) - PDTSB_CRCONTENT(R4)	; Label new contents of this slot.
0	B A2	50	98	OFA8 3434 OFAC 3435 OFAC 3436 OFAC 3437 OFBO 3438	ASSUME MOVZBW	UDABSB_RINGNO EQ RO,UDABSB_RINGINX(I	UDAB\$B_RINGINX+1 R2) ; Remember where this buffer is for ; debugging.

PUC VO4

	0C A2 0248 C440	DO	OFBO OFBO OFB7 OFB7	3440 3441 3442 3443	ENABLE	_COMMAND_ MOVL	START: UDAB\$L_DESCRIP(R2),- PDT\$L_CMDRING(R4)[R0]	; Fill in command ring slot. ; NOTE, this instruction copied below ; to allow for dynamic patching to
51	0100 C4 50 61	D0 B0	OFB7 OFB7 OFBC	3444 3445 3447	ENABLE	COMMAND MOVE	END: PDT\$L PU_CSR(R4),R1 UDAIP(R1),R0	; enable tracing. ; R1 => UDA CSR. ; Jiggle controller register to force
	0120 C4 0122 C4	96 96	OFBF OFBF OFC3	3448 3449 3450		INCB	PDT\$B_CRINGINX(R4) PDT\$B_CRINGCNT(R4)	; polling of command ring. ; Next time use next slot in ring. ; Increment # slots in use.
		05	OF C7	3451 3452		RSB		; And return to caller or caller's caller.
			OFC8	3453 3454	CRING	FULL:		
			OF C8 OF C8 OF C8	3454 3455 3456 3457 3458	The 10\$:	following BEQL BUG_CHE	105	out) were useful in debugging only. ; EQL means ring full not overflowed. ; Here we have overflowed command ring.
	0114 04	0E	OFC8	3460	; 103:	INSQUE	UDAB\$L_FLINK(R2),- apdt\$L_PU_SNDQBL(R4)	; Insert onto tail of backed up buffers.
	OTEE	30	OFCA	3461 3462 3463		BSBW	POLL_CADRING	; Free up any possible slots in
		05	OF DO	3464		RSB		; command ring and dequeue from SND Q. ; Return to caller's caller.
			OFD1 OFD1 OFD1 OFD1	3465 3466 3467 3468	ENABLE	_COMMAND_	CODE:	: If we enable tracing, the driver will dynamically patch location
	F4A2	30	OFD1	3469		BSBW	TRACE_COMMAND	dynamically patch location ENABLE COMMAND START to BRW here. Copy command buffer to trace table.
	0C A2	DO	OFD4 OFD7	3470 3471 3472		MOVL	UDAB\$L_DESCRIP(R2),- PDT\$L_CMDRING(R4)[R0]	; Fill in command ring slot.
	FFD9	31	OF DB OF DE	3472 3473 3474		BRW	ENABLE_COMMAND_END	; Branch back to normal stream.
	0000	001E	OFDE		ENABLE	_COMMAND_	OFFSET=ENABLE_COMMAND_CO	E-ENABLE_COMMAND_START-3

```
+ FPC$MAPIRP, Map a buffer
```

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 78 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (5)

OF DE OF DE	3477 .SBTTL + FPC\$MAPIRP, Map a buffer
OF DE OF DE	3478 3479 :+ 3480 : FPC\$MAPIRP - map a user buffer given IRP (CDRP) values.
OF DE OF DE OF DE OF DE OF DE	3481 3482: Inputs: 3483: R4 => PDT 3484: R5 => CDRP 3485: CDRP\$L_LBUFH_AD => area to fill in with UNIBUS virtual address of user buffer.
OF DE OF DE OF DE OF DE	3487 3488 Outputs: 3489 CDRP\$L_UBARSRCE filled in with a) datapath assigned, b) # UBA map registers assigned, c) 1st map register 3491
OF DE OF DE OF DE	3492 acdress of user buffer 3493
OF DE OF DE OF DE	3494; RO-R2 destroyed 3495: Other registers preserved.
3C AS D4 OFDE 18 AS 8EDO OFE1 OFES	3496;- 3497 3498 FPC\$MAPIRP:: 3499
F1B3 DF 16 0FE5 0FE9	3501 3502 JSB @REQDATAPATH_TV ; Allocate datapath, if any available. 3503
00000000 GF 16 0FE9	3504 JSB G^IOC\$REQMAPUDA : Allocate map registers. 3505 JSB G^IOC\$LUBAUDAMAP : Load map registers for this transfer.
OFF5 OFF5 OFF5 OFF5	3506 3507: Here we fill in the local buffer handle. A description of the UBA mapping resources assigned to this transfer are currently in CDRP\$L_UBARSRCE. 3509: We calculate the UNIBUS virtual address of the transfer and put this value into the aCDRP\$L_LBUFH_AD.
50 DO A5 3C OFF5 OFF9 OFF9	3510; value into the aCDRP\$L_LBUFH_AD. 3511 3512 MOVZWL CDRP\$W_BOFF(R5),R0 ; Calculate UNIBUS virtual address of ; user buffer. First get byte offset.
3F A5 F0 0FF9 50 08 18 0FFC	3514 3515 INSV CDRP\$L_UBARSRCE+UBMD\$B_DATAPATH(R5),~ 3516 #24.#8.R0 : Place datapath number in high byte.
50 01 8A OFFF	3516 #24,#8,R0 ; Place datapath number in high byte. 3517 BICB #1,R0 ; Clear low bit in case of odd address. 3518
50 09 09 1002	3510 INCV (DDPS) HRADCR(F+HRMDSH MADREG(DS) -
51 2C A5 DO 1008 100C	#9,#9,R0 : High order of UNIBUS virtual address is map register #.  3522 MOVL CDRP\$L_LBUFH_AD(R5),R1 ; R1 => destination for buffer handle.
81 50 DO 100C 61 7C 100F	3524 MOVL RO,(R1)+ ; Write 'UBA' buffer 3525 CLRQ (R1) ; handle and zero out rest.
18 B5 17 1011	3526 3527 JMP aCDRP\$L_SAVD_RTN(R5) ; Return to top level caller.

```
D 14
PUDRIVER
VO4-000
                                                                                    16-SEP-1984 01:05:05
5-SEP-1984 00:17:10
                                                                                                             VAX/VMS Macro V04-00
[DRIVER.SRC]PUDRIVER.MAR; 1
                                                                                                                                                     79
                                     + FPCSMAPIRP_UV1, Map a buffer for uVAX
                                                                 .SBTTL +
                                                                                   FPC$MAPIRP_UV1, Map a buffer for uVAX I
                                           FPC$MAPIRP_UV1 - map a user buffer given IRP (CDRP) values.
                                                         Inputs:
                                                                R4 => PDT
R5 => CDRP
                                                                CDRP$L_LBUFH_AD => area to fill in with UNIBUS virtual address of
                                                                                            user buffer.
                                                         Outputs:
                                                                CDRP$L_UBARSRCE filled in with a) datapath assigned, b) # UBA map
                                                                                                     registers assigned, c) 1st map register
                                                                aCDRP$L_LBUFH_AD filled in with UNIBUS virtual address of user buffer
                                                                RO-R2 destroyed
                                                                Other registers preserved.
                                           1014
                                                       FPC$MAPIRP UV1::
                                                                CLRL
                                A5
A5
30
                                      D4
E8
                                                                          CDRP$L_UBARSRCE(R5)
CDRP$W_BOFF(R5),-
                                                                                                      : Initialize.
                                                                 BLBS
                                                                                                      : Branch around if Not word aligned.
                                           1014
                                                                          MAP_UNALIGN
                                                       MAP_ODD:
                                           101B
                                                                                                     : Label to allow branch back.
                                           1018
                                           101B
                            18 A5 8ED0
                                                                POPL
                                                                          CDRP$L_SAVD_RTN(R5)
                                                                                                      ; Save return for two level process.
                      00000000 GF
                                      16
                                                                JSB
JSB
                                                                          G^IOC$REQMAPUDA
                                                                                                      ; Allocate map registers.
                      00000000 GF
                                                                          G^10C$LUBAUDAMAP
                                                                                                      : Load map registers for this transfer.
                                                  3560
3561
3562
3563
                                                         Here we fill in the local buffer handle. A description of the UBA mapping
                                                                resources assigned to this transfer are currently in CDRP$L_UBARSRCE. We calculate the UNIBUS virtual address of the transfer and put this
                                                  3564
                                                                value into the aCDRP$L_LBUFH_AD.
                       50
                            DO A5
                                      3C
                                                                         CDRP$W_BOFF(R5),R0
                                                                                                      ; Calculate UNIBUS virtual address of
                                                                MOVZWL
                                                                                                      : user buffer. First get byte offset.
                            3C A5
                                      FO
                                                                          CDRP$L UBARSRCE+UBMD$W MAPREG(R5).-
                                                                 INSV
                                                                          #9.#9.RO
                                                                                                       High order of UNIBUS virtual address is map register #.
                                      DO
                                                                MOVL
                       51
                            2C A5
                                                                          CDRP$L_LBUFH_AD(R5),R1 : R1 => destination for buffer handle.
                                           1039
                                      C9
                                           1039
                                                                BISL3
          81
                50
                                                                          #UQPORT M MAPPED_RO_(R1)+: Write BUS virtual address of buffer
                                                                          PUSL_MPRYAD, (R1)+
                                           1041
                          F 08F
                                                                                                          and physical address of the pseudo
                                                                 MOVL
                                      04
                                           1046
                                                                 CLRL
                                                                                                          map registers and zero out rest.
                                           048
                                      17
                                          1048
                             18 85
                                                                 JMP
                                                                          acdrpsl_savd_rtn(r5)
                                                                                                     ; Return to top level caller.
```

```
80
Page
```

```
SBTTL +
                                                       MAP UNALIGN
                                                                                 uVAX I Q-BUS Map Unaligned Buffer
                    MAP_UNALIGN - routine to allocate the Aligned Page (i.e. 512 physically contiguous bytes) and to copy upto 512 bytes of user data to this
                      buffer. Things to keep in mind:
                     1. Allocation of the Aligned Page is governed by PDT$L_PQ_POWNER. This longword, if zero, indicates the Aligned Page is available. Non-zero implies it is allocated and the owner's CDRP is saved in the longword.
                      2. PDT$L_PQ_PGQFL, PDT$L_PQ_PGQBL are a queue header that lists CDRP's
         3591
3592
3593
                              waiting for the Aligned Page.
```

3. PDT\$L\_PQ\_SVPPTE points to a PTE slot in the System Page table that belongs to this Port. PDT\$L\_PQ\_UBFSVA contains the System Virtual Address associated with this PTE.

"Mapping" an unaligned user buffer means copying all, or the first 512 bytes, whichever is less, of the user data to the Aligned Page. This means that CDRP\$L BCNT (if originally >512) is reduced to 512. The copying uses the PTE slot pointed at by PDT\$L PQ SVPPTE, and the System Virtual Address associated with it. Essentially, the PTE that points to the first segment (i.e. the user data in the first page of the user's buffer) is put into our reserved PTE slot. Then the user data in this segment is copied. Then the next user PTE is loaded into our reserved PTE slot and the second (if any) segment is copied.

Inputs: R4 => PDT R5 => CDRP

Outputs:

3595 3596 3597

3598 3599

3600 3601

3606 3607 3608

3609 3610

104B 104B

Aligned Page allocated and user data copied. Registers RO-R2 modified.

```
MAP_UNALIGN:
                                                                                                  We come here for unaligned transfers.
                                                              PDT$L UCBO(R4),R0
#PS1 V OD -
UCB$P PORTSTEP1(R0),-
50
      OODC
                    DO
EO
                                                                                                  RO => port UCB.
                                                    MOVL
                                                                                                  If controller supports odd addresses, then branch back in line.
                                                   BBS
      OOAC
                                                              MAP ODD
                 05
13
70
86
8EDO
0E
                                                                                                  Test if aligned page available. EQL implies available.
      OCA0
                                                    TSTL
                                                               PDTSL_PQ_POWNER(R4)
                                                   BEQL
                                                               105
                                                              R3, CDRP$L FR3(R5)
aCDRP$L RUCPTR(R5)
CDRP$L FPC(R5)
CDRP$L FQFL(R5), -
aPDT$L PQ_PGQBL(R4)
  10 A5
                                                                                                 Else save context.
Bump UCB$L_RWAITCNT.
                                                    PVQ
         28
                                                    INCW
                                                                                                  Save return point.
                                                    POPL
                                                                                                  Queue this CDRP to resource wait Q.
                                                    INSQUE
      0090 D4
                    05
                                                    RSB
                                                                                               : Return to caller's caller.
                          106D
106D
1072
1078
107A
107C
1082
                                        105:
                                                              R5.PDT$L PQ POWNER(R4)
0CA0 C4 55
00000200 8F
                    DO
D1
                                                    MOVL
                                                                                                  Allocate Aligned Page.
                                                    CMPL
                                                                                                  Test for transfer shorter than length
                                                               CDRP$L_BCNT(R5)
                                                                                                   of aligned contiguous buffer.
                    18
                                                    BGEQ
                                                                                                  GEQ implies short transfer.
 00000200
                                                               #NO PHYCONTIGBYT .-
                                                                                                  Reduce transfer to total bytes in
                                                    MOVL
                                                               CDRPSL_BCNT(R5)
                                                                                                  aligned contiguous buffer.
                          1084
```

81 (5)

MAP_UNALIGN uVAX I Q-BUS Map Unaligned	16-SEP-1984 01:05:05 5-SEP-1984 00:17:10	VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR;1	Page
--	---	---	------

		1084 1084 1084 1084 1084	3637 3638 : Here 3639 : is a 3640 : oper 3641 : CDRP 3642 : buff	after su WRITE, w ation is BL_LBUFH_ er after	ccessfully allocating the copy the user's data to a READ, we branch around AD field. The data from the I/O is complete.	e aligned buffer, if the user operation the aligned buffer. If the user the copy and merely fillin the a READ is copied to the user
11 CA A	1 E0	1084	3644	BBS	#1RP\$V_FUNC - CDRP\$W_STS(R5),40\$	; If a READ, branch around.
וו כה זו	<b>B</b> 10	1084 1084 1084 1084 1088 1088 1088 1088	3637 3638 : Here 3639 : is a oper. 3641 : CDRP! 3642 : buffe 3643 3645 3645 3646 3647 3648 3650 3651 3655 3655 3656 3657 3658 3659 3660 3661 3662 3663 3663	8888	SETUP_COPY_SEGI	: (all to setup copy of user data.  This is a complex routine that returns: R0 = # bytes in first segment, R1 => user data, R2 => aligned page, (SP) = # bytes in second segment (or zero if none), 4(SP) (valid only if (SP) non-zero) zero.
82 FA 5 0 7	0 8ED0	1096 1098	3654 30\$: 3655 3656 3657 3658 3659 3660	MOVB SOBGTR POPL BEQL BSBB BRB	(R1)+,(R2)+ R0,30\$ R0 40\$ SETUP_COPY_SEG2 30\$	Copy a byte. Loop thru entire segment. Get length of next segment (if any). EQL implies no more. Call to setup copy of second segment. Branch back to loop.
81 OCA4 C	4 00	109A 109A 109E 10A3 10A5	3661 40\$: 3662 3663 3664 3665	MOVL MOVL CLRQ RSB	CDRP\$L_BUFH_AD(R5),R1 PDT\$L_PQ_PGPRAD(R4),(R1) (R1)	R1 => destination for buffer handle. +; Copy physical address of Aligned Page and zero out rest. And return to caller.

```
PUDRIVER
V04-000
```

```
VAX/VMS Macro V04-00
EDRIVER.SRCJPUDRIVER.MAR; 1
                                                                                                                             16-SEP-1984 01:05:05
5-SEP-1984 00:17:10
                                                                                                                                                                                                                               Page
                                             SETUP_COPY_SEG1 and SETUP_COPY_SEG2
                                                                                            .SBTTL SETUP_COPY_SEG1 and SETUP_COPY_SEG2
                                                       3667
3668
3670
3671
3672
3673
3674
3675
3676
3678
                                                                               SETUP_COPY_SEG1 - a routine to setup a copy from (to) the aligned page to (from) the user's buffer.
                                                                                Inputs:
                                                                                            CDRP$L_SVAPTE
                                                                                                                           => System Virtual Address of the Page Table Entry that
                                                                                                                                 maps the first page of the user buffer into user
                                                                                           CDRP$W_BOFF =>
                                                                                                                                Offset in this page of user data.
System Virtual Address of an available PTE in the
                                                                                                                                 System Page Table that we can use to map the user
                                                                                                                                 buffer into System space.
                                                                                           PDT$L_PQ_UBFSVA => System space address of the page associated with previous PTE.

PDT$L_PQ_ALGNPG => System space address of the aligned page.

CDRP$C_BCNT = Length of data to transfer. ( < or = 512)
                                                                                Outputs:
                                                                                          RO = Number of bytes to copy in first segment. The first segment is defined by the data beginning at CDRP$W BOFF in the first page of the user buffer and continuing till the end of the page.

R1 => System space address of first byte in user buffer.

R2 => First byte of aligned page.

(SP) = Either # bytes in the second segment or zero.

4(SP) = Valid only if (SP) is non-zero. Then this is zero.
                                                       10A6
10A6
10A6
10A6
                                                       10A6
                                                       10A6
                                                       10A6
                                                       10A6
                                                                                Note: CDRP$L_SAVD_RTN is modified.
                                                                  3696
3697
                                                       10A6
                                                       10A6
                                                                  3698
3699
3700
                                                       10A6
                                                                            SETUP_COPY_SEG1:
                                                       10A6
                                                       10A6
                               18 A5 8EDO
                                                                                           POPL
                                                                                                           CDRP$L_SAVD_RTN(R5)
                                                                                                                                                                Clean stack so that we can return
                                                        DAA
                                                                   3701
                                                                                                                                                                  values to caller on it.
                                                                                                          CDRP$L SVAPTE(R5),-
PDT$L PQ USRPTE(R4)

#PTE$V PFN, #PTE$S PFN,-
aCDRP$E SVAPTE(R5),-
aPDT$L PQ SVPPTE(R4)

#PTE$M VACID!-
PTE$C KW!-
PTE$C KOWN,-
aPDT$L PQ SVPPTE(R4)

CDRP$W BOFF(R5),R0
PDT$L PQ URFSVA(R4),R0,R
                                                       10AA
                           0CB0
                                                                                            MOVL
                                                                                                                                                                Save user SVAPTE in PDT.
                                                        0AD
10B0
10B3
                                     00
                                                                  3704
3705
3706
3707
3708
3709
                                               EF
                                                                                            EXTZV
                                                                                                                                                                Construct a PTE with the proper PFN,
                           CC B5
OCAC D4
                                                                                                                                                                  protection=KW, and own=K. Here we
                                                       1085
1088
                                                                                                                                                                  move the PFN.
                                                                                                                                                                And here we set VALID, the protection and the ownership and thereby map the first page of the user buffer into System Space.

RO = BOFF.
                                               63
                                                                                            BISL
                                                       10B9
                                                       1089
                                                       10B9
10C1
10C5
                    90000000 BF
OCAC D4
                          00 A5
0CA8 C4
                                               30
                                                                                            MOVZWL
                                                                                                                                                                R1 = SVA of 1st byte of user data. Invalidate virtual address.
                                                                                                           PDT$L_PQ_UBFSVA(R4),R0,R1;
        51
                                                                                            ADDL3
                                                       10CB
                                                                                            INVALID
                                                                                                                                                               Place signal on top of stack.

R2 = relative offset of end of buffer

Does user buffer slop onto next pages

GEQ implies no spill over.

R0 = length of 1ST segment to copy.

Push length of spill into last page
                                                       10CE
                                                                                            CLRL
ADDL3
                                              04
C1
D1
18
C3
CB
                                                       1000
1005
100C
100E
                                                                                                           RO, CDRP$L_BCNT(R5),R2
#512,R2
                   D2 A5
00000200
                                                                                            CMPL
                                                                                                           20$
                                                                                            BGEQ
                                                                                           SUBL 3
BICL 3
                                                                                                           RO,#512,RO
#^C<^X1ff>,R2,-(SP)
          00000200 8F
52 FFFFFE
                                                       10E6
10EE
10EE
10F0
                   FFFFFE00
                                                                                                                                                                of user buffer.
NEQ implies there was such slop.
                                               12
                                                                                                            58
(SP)+
                                                                                            BNEQ
                                                                                            TSTL
                                                                                                                                                                If no such slop, clear top of stack.
```

G 14

spill over into the last page is accounted for on the top of stack. 105: D7 15 DD 11 DECL Reduce # full pages by one. BLEQ If zero, branch around. Indicate full 512 byte segment. 00000200 PUSHL BRB Branch back. 20\$: DO 50 D2 A5 MOVL CDRP\$L\_BCNT(R5),R0 ; RO = length of 1St and only segment. 305: Here RO has the length of the first segment to copy. The lengths of the subsequent segments have all been pushed onto the stack in inverse order. The last item pushed onto the top of stack is a zero to indicate no more segments. R1 is pointing to the first byte of user data. 0CB4 C4 18 B5 9E PDT\$L\_PQ\_ALGNPG(R4),R2 ; R2 => Aligned page. aCDRP\$L\_SAVD\_RTN(R5) ; Return to caller leaving data on stack MOVAB 1100 JMP SETUP\_COPY\_SEG2 - Routine to setup copy of the second segment of user data from (to) the user buffer to (from) the aligned page. Inputs: 110F PDT\$L\_PQ\_USRPTE = System address of PTE that describes previous page of user buffer PDT\$L\_PQ\_SVPPTE = Slot in System Page Table to map user buffer 110F PDT\$L\_PQ\_UBfSVA = System Space address that corresponds to this slot Outputs: PDT\$L\_PQ\_USRPTE = PDT\$L\_PQ\_USRPTE + 4
R1 => Byte zero of page that corresponds to slot defined by
PDT\$L\_PQ\_SVPPTE. 3765 3766 3767 3768 Note: R2 must be preserved. 110F SETUP\_COPY\_SEG2: #4 PDT\$L PQ USRPTE(R4)
#PTE\$V PFN, #PTE\$S PFN, aPDT\$L PQ USRPTE(R4), aPDT\$L PQ SVPPTE(R4)
#PTE\$M VACID! PTE\$C KW! PTE\$C KOWN, aPDT\$L PQ SVPPTE(R4)
PDT\$L PQ SVPPTE(R4)
R1 OCBO C4 CO 04 ADDL OCBO 04 OCAC D4 63 BISL OCAC D4 90000000 8F OCA8 C4 DO MOVL

INVALID

RSB

05

Point to next user PTE. Construct a PTE with the proper PFN, protection=KW, and own=K. Here we move the PFN. And here we set VALID, the protection and the ownership and thereby map the next page of the user buffer into System Space. R1 => Rest of user data. Invalidate virtual address. Return to caller.

1 14

16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 + FPCSMAPIRP\_BDA, Map a buffer for BDA

84 (5)

.SBTTL + FPC\$MAPIRP\_BDA, Map a buffer for BDA

Place holder.

FPC\$MAPIRP\_BDA::

STATES ST

PL Sy

POPL BEQL

BSBW

BRB

SETUP\_COPY\_SEG2

Loop thru entire segment.

Branch back to loop.

Get length of next segment (if any). EQL implies no more.

Call to setup copy of second segment.

PL S)

50	0CA0 2C 0C98 7E	C4 A5 D4 1B 53	04 04 07 10 70	1193 1193 1197 1194 1196 11A1 11A4	38889012345678890123 38889012345678900123 3888990123 3889900123 3889900123	20\$:	CLRL CLRL REMQUE BVS MOVQ PUSHL	PDT\$L PQ POWNER(R4) CDRP\$C LBUFH AD(R5) aPDT\$L PQ PGQFL(R4),R0 30\$ R3,-(SP)		Release Aligned Page. Prevent spurious deallocates. RO => Waiting CDRP (if any). VS implies no waiters. Save registers before resuming waiter.
53	55 10 FI	50 A5 E9B	DO 70 30	11A6 11A6 11A9 11AD	3895 3896 3897		MOVL MOVQ BSBW	RO,R5 CDRP\$L_FR3(R5),R3 MAP_UNĀLIGN		R5 => Waiter's CDRP. Restore his registers. Call to allocate and copy data. Note allocation MUST succeed.
000	00000	'GF	16	1180 1180 1186	3899 3900		JSB	G^SCS\$RESUMEWAITR		Resume waiting thread and any backed up IRP's.
	53	55 8E	8EDO 7D	1186 1186 1189 1180	3902 3903 3904	30\$:	POPL	R5 (SP)+,R3	;	Restore our original registers.
			05	1180	3905	304:	RSB		:	Return to caller.

PUDRIVER V04-000

M 14 + FPC\$UNMAP\_BDA, Release mapping resourc 5-SEP-1984 01:05:05 VAX/VMS Macro V04-00 [DRIVER.SRC]PUDRIVER.MAR; 1

1180 1180 1180 1180 1180 1180 1180 FPC\$UNMAP\_BDA, Release mapping resources BDA .SBTTL + Place holder.

FPCSUNMAP\_BDA::

11BE 1188

(5)

.SBTTL INTERNAL SUBROUTINES POLL\_CMDRING

N 14

POLL\_CMDRING is called to poll the command ring and reclaim any slots (and the buffers pointed to by them) that have been released back to the host by the port. PDLL\_CMDRING makes use of some PDT fields:

PDTSB\_CRINGCNT - which maintains the count of how many as yet unreclaimed slots the host has sent to the port.

PDT\$B\_CPOLLINX - whose low order UDA\$K\_RINGEXP bits contain the index of the command ring slot which we should poll next.

PDT\$B\_CRCONTENT - an array of UDA\$K\_RINGSIZE bytes, each of which maintains the index of the buffer currently pointed at by the corresponding ring slot.

PDT\$L\_BDTABLE - an array of UDA\$K\_RINGSIZE longwords, each of which point to the buffer corresponding to the index of the longword.

POLL CMDRING polls ring slots to see if the port has released them until either of the following two conditions obtain: PDT\$B\_CRINGCNT goes to zero, indicating that all command ring slots sent to the port have been reclaimed; or upon polling a slot we come upon one that has NOT been released as yet. Since slots are released in sequence, this means that we should cease polling.

POLL\_CMDRING always polls the slot selected by PDT\$B\_CPOLLINX. The low order bits of this field are extracted and used as an index into the two arrays mentioned above.

A slot is polled by testing its high order bit. A zero bit indicates that the slot has been released to the host. Upon finding a released slot, POLL\_CMDRING reclaims it and the buffer pointed to it by:

- 1. The index of the buffer is obtained from the element of the PDT\$B CRCONTENT array corresponding to the current ring slot.
- A pointer to the buffer is obtained from the PDT\$L\_BDTABLE array.
- 3. PDT\$B\_CPOLLINX is incremented so that the next poll will use the next slot in the command ring.
- PDT\$B\_CRINGCNT is decremented to show one less unreclaimed slot.
- 5. If any buffers are queued waiting for available ring slots on PDT\$L\_PU\_SNDQFL, the first one is removed from the Q and inserted into the command ring by calling internal subroutine INSERT\_IN\_CRING.
- 6. The now free buffer is put onto the response ring or the free Q, whichever is appropriate, by calling internal subroutine, Q\_DEALLOC\_BUF.
- 7. Finally we branch back to the beginning of POLL\_CMDRING to poll

11BE 11BE 11BE 11BE 11BE 11BE 11BE 118E 11BE 11BE 11BE 11BE 11BE 3936 11BE 3937 11BE 3938 3939 11BE 11BE 11BE 11BE 11BE 11BE 118E 11BE 118E 11BE 11BE 118E 11BE 118E 118E 11BE 11BE 118E 11BE 11BE 11BE 11BE 11BE 11BE IBE 11BE 11BE 11BE 11BE 11BE 1BE 1BE 1BE

118E

V W

PI

S

P!

C

POLL\_CMDRING

BRB

RSB

appropriate.

: Return to caller.

Branch back to reclaim more buffers.

4012

4014

205:

**C4** 

11

05

11F8

11FA

11FA

PU

VA

Pa:

Syl

Cre

As:

The

Mai

---

-\$ -\$ TO

324

The

MA

PUDRIVER V04-000

PUDRIVER V04-000		C 15 - STATE_ERR, RETURN CDT STATE ERROR	16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 91 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (5)
		11FB 4018 .SBTTL - 11FB 4019 11FB 4020 :+ 11FB 4021 : Set error status code a 11FB 4022 :- 11FB 4023	STATE_ERR, RETURN CDT STATE ERROR TO SYSAP and return to caller.
	50 2154 8F	11FB 4024 STATE_ERR: 11FB 4025 3C 11FB 4026 MOVZWL #SS\$_ILLO 05 1200 4027 RSB 1201 4028 1201 4029	CDTST,RO ; Status = illegal CDT state ; Return to SYSAP

And dismiss interrupt.

REI

D 15

**PUDRIVER** V04-000

VO

4096

4098

4100

4101 4102 4103

4104

4105

4107

4109

4114

.SBTTL + POLL\_RSPRING

POLL\_RSPRING is called from the interrupt service routine at device IPL and with the UCB fork allocated to this thread (i.e. UCB\$M\_PU\_FRKBSY bit on in UCB\$W\_DEVSTS). POLL\_RSPRING first IOFORK's on the UCB so that the interrupt can be dismissed and then after resuming execution at fork IPL, it frees up the UCB fork block (i.e. clears UCB\$M\_PU\_FRKBSY) and tests whether a power failure has occurred recently. If so, then we merely branch out of the flow here to begin a thread at POST\_POWER\_FORK, that causes all CONNECTION's to resynchronize.

If we remain here (normal case) we traverse the response ring looking for buffers that have been released to the host (us), and upon finding one we determine whether it is a SEQUENCED MESSAGE or a DATAGRAM and we call the appropriate entrypoint in the SYSAP for the CONNECTION over which the message was received.

#### Inputs:

R4

-Addr of PDT -Addr of UCB

UCB fork block allocated to this thread

#### Outputs:

Response ring polled and SYSAPs called

POLL\_RSPRING:

02	1	25D 4118 1263 4119	10FORK BICW	#UCB\$M_PU_FRKBSY,-	; Lower IPL.
68 A5 00AA C5 0C 04 12 68 A5	EÓ 1	1265 4120 1267 4121 126B 4122 126D 4123	TSTW BLSS BBS	#UCB\$M_PU_FRKBSY,- UCB\$W_DEVSTS(R5) UCB\$W_UDASA(R5) 5\$ #UCB\$V_PU_MRESET,- UCB\$W_DEVSTS(R5),8\$	; Allow fork block to be re-used. ; See if we got a fatal error. ; LSS means fatal error. ; If set, then MRESET request received
10 64 A5 08	E1 1	1272 4125 1274 4126 1277 4127	BBC	#UCB\$V_POWER, - UCB\$W_STS(R5), 10\$ 8\$	while we were forked, so go to do it.  See if POWERFAIL occurred while  UCB fork block was busy. Branch if not.  Branch around if YES powerfail.
00000000 GF	B0 1	1279 4128 1279 4129 1278 4130 127E 4131	JSB	WUDASA ATTNCODE, - UCB\$W ATTNCODE (R5) G^ERL\$DEVICEATTN	; Indicate what kind of error log record ; we are about to create. ; Call to create error log record of INIT.
F03C	31 1	1284 4133	8\$: BRW	POST_POWER_FORK	; If POWERFAIL, get out of here.
03 0204 C4 00 FF2E	E5 30	1287 4135 1280 4136	10\$: BBCC BSBW 20\$:	#0,PDT\$W_CMDINT(R4),20\$ POLL_CMDRING	<pre>; Branch if command ring NOT UNfull. ; Reclaim free space in command ring.</pre>
0206 C4	B4	1290 4138 1294 4139 1294 4140	CLRW	PDT\$W_RSPINT(R4)	: Always clear response interrupt : indication since we always poll : response ring on interrupt.
0125 C4	95	1294 4141	30\$:	PDTSB_RRINGCNT(R4)	; See if response ring has anything to

+ POLL_	RSPRING	F 15 16-SEP-1984 01 5-SEP-1984 00	1:05:05 VAX/VMS Macro V04-00 Page 94 0:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (5)
01 12 12	98 4143 BNEQ	50\$	; poll. NEQ implies YES.
05 12	9A 4145 RSB		; If no more, kill this thread.
50 0124 C4 12 0208 C440 D5 12 F1 19 12	9B 4147 EXTZV 9E 4148 42 4149 TSTI	#0.#UDA\$K RINGEXP - PDT\$B RPO[LINX(R4),R0 PDT\$L_RSPRING(R4)[R0] 40\$	<pre>; Extract index mod sing size leaving ; R0 = index of slot to poll. ; See if slot released to host. ; LSS =&gt; slot still owned by controller.</pre>
0124 C4 96 12 0125 C4 97 12 50 013C C440 9A 12 53 014C C440 D0 12	A7 4150 BLSS A9 4151 A9 4152 INCB AD 4153 DECB B1 4154 MOVZBL B7 4155 MOVL		Bump response poll index.  Decr # slots passed to controller.  R0: R0 = index of buffer with response.  R3 : R3 => buffer with response.
52 0108 D4 OF 12 12 12 12	BD 4157 ENABLE_RESPONSE BD 4158 REMQUE C2 4159 C2 4160 C2 4161 C2 4162	aPDT\$L_PU_FQFL(R4),R2	R2 => free buffer. NOTE this instruction is copied below in the flow that gets executed if tracing is enabled. Any edit to this instruction should also done to its copy.
07 13 12 12	C4 4165 BSBW C7 4166 CMPB C9 4167	POLL CMDRING MUDASK RINGSIZE, - PDTSB_RRINGCNT(R4) 578	: VC implies R2 => buffer. : If no buffers, reclaim some. : for debugging, assure that we indeed : have a full response ring. : EQL implies full response ring. : Else bug check for now.
F8CF 30 12 12	D2 4171 BSBW	INSERT_IN_RRING	: Else insert free buffer in response ; ring.
12	DS 4173	R3,RO	; RO => buffer with response.
50 53 DO 12 12 12 12 12 12 12 12 12 12 53 13 A0 EF 12 53 00E4 C443 DO 12	D8 4178; VC255 ( D8 4179 EXTZV DB 4180	UDAB\$B_CONID(RO),R3 ne_that VCO is DISK MSCP, (low order bits both on) #0,#2,- UDAB\$B_CONID(RO),R3 PDT\$L_PU_CDTARY(R4)[R3]	: R3 = connection ID of message.  VC1 is TAPE MSCP, VC2 is DUP and so that VC255 maps to VC3  : Low order 2 bits select connection.  : R3 = connection ID of message.  1,R3; R3 => CDT.
53 00E4 C443 D0 12 00 EF 12 04 12 51 12 A0 12 40 A3 51 A0 12	E6 4184 E7 4185	#UDAB\$V_CREDITS #UDAB\$S_CREDITS UDAB\$B_CREDTYPE(RO),R1 R1,CDT\$W_SEND(R3)	<pre>; Extract credits returned by message. ; Add in new credits.</pre>
52 14 AO 9E 12 51 10 AO 3C 12 7E 53 7D 12	EE 4188 MOVAB F2 4189 MOVZUL F6 4190 MOVQ	UDABST_TEXT(RO),R2 UDABSW_MSG_LEN(RO),R1 R3,-(SP)	: R2 => application area of message. : Pickup length of datagram or message. : Save R3=>CDT and R4=>PDT before : dispatching.
04 EF 12 04 12 55 12 AO 12	F9 4192 EXTZV FB 4193 FC 4194	#UDAB\$V_MSGTYPE,- #UDAB\$S_MSGTYPE,- UDAB\$B_CREDTYPE(RO),R5	: Extract type of message.
12	FF 4195 ASSUME FF 4196 BNEQ 01 4197 JSB 04 4198 04 4199 858:	UDASK_SEQMSGTYP EQ 908 acdtsl_msginput(R3)	<pre>NEQ means NOT sequenced message. Call sequenced message handler passing R2 =&gt; message text.</pre>

F 15

PUDRIVER V04-000

R

		+ P0	LL_RSPRIN	G		G 15 16-SEP-1984 0 5-SEP-1984 0	1:0	05:05 VAX/VMS Macro V04-00 Page 9
	53 8E	70	1304 42 1307 42	00 01 02 87\$:	MOVQ	(SP)+,R3	:	Restore R3=>CDT and R4=>PDT after dispatching.
	40 A3	B5 15	1307 42 130A 42 130C 42	02 87\$: 03 04 05	TSTW BLEQ \$RESUME	CDT\$W_SEND(R3) 898 FP		See if we are positive here. LEQ means no more credits left. Resume anyone waiting for credits
	E6	11	130c 42 131F 42 1321 42	07 08 09 89\$:	BRB	QEMPTY=898 878	:	Where to go if no waiters. Go back and try to resume more.
	FF70	31	1321 42	10	BRW	30\$	•	Go back to test for more responses.
	55 01 05 04 B3	D1 12 16	1324 42 1327 42 1329 42	11 90\$: 12 13	CMPL BNEQ JSB	#UDA\$K_DGTYPE,R5 100\$ acdt\$L_dginput(R3)	•	See if Datagram message.  NEQ means test for something else.  Call datagram handler passing  R2 => datagram, with R1 = length.
	06	11	132C 42 132E 42	16	BRB	85\$		Go back to test for more responses.
	55 02 05 EDA6	D1 12 30	132E 42	18 19 20	CMPL BNEQ BSBW	#UDASK_CREDTYPE,R5 1108 NULL_MSG_INPUT		See if CREDIT message. REQ means test for something else. Call Null Message handler to dispose of and recycle buffer.
	CC	11	1336 42	22	BRB	85\$		Go back to test for more responses.
50	55 OF OF 00 04 12 A0 A3 50	D1 12 EF	1338 42 1338 42 1330 42 1337 42 1340 42 1343 42	24 25 26 27 28 29	CMPL BNEQ EXTZV	#UDA\$K_MAINTTYPE,R5 120\$ #UDA\$\$V_CREDITS #UDA\$\$S_CREDITS UDAB\$B_CREDTYPE(R0),RC R0,CDT\$W_SEND(R3)		See if MAINTENANCE message.  NEQ means test for something else.  The Credit Field of Maintenance  messages is to be ignored. So we  again extract credits field and  Subtract out credits added in above.
	ED96	30	1347 42 1347 42	30 31	BSBU	NULL_DG_INPUT		Call Null Datagram handler to log
	88	11	134A 42 134A 42 134C 42	31 32 33 34 1208:	BRB	85\$		message and then recycle buffer. Go back to test for more responses.
			1346 42	54 120 <b>5</b> :	BUG_CHE	CK UDAPORT, FATAL		
			1350 42 1350 42 1350 42	56	RESPONSE	_CODE:	•	If we enable tracing, the driver will dynamically patch location
	F128	30	1350 42		BSBW	TRACE_RESPONSE		dynamically patch location ENABLE RESPONSE START to BRW here. Copy response buffer to trace table.
52	0108 D4 FF67	0F 31	1353 42 1358 42 1358 42	3	REMQUE BRW	apdtsl_pu_fqfl(R4),R2 Enable_response_end	:	R2 => free buffer. Branch back to normal stream.
	0000	00090	135B 42 135B 42 135B 42	45 ENABLE	RESPONSE .dsabl	OFFSET=ENABLE_RESPONSE	_00	DE-ENABLE_RESPONSE_START-3

V

.SBTTL + PUSSA\_POLL

Routine periodically called by CRB wakeup mechanism to see if the SA register indicates that this port has had an uncorrectable error. If so the port is re-initialized in order to bring it back.

Inputs: R3 => CRB.

Outputs:

All registers, RO-R5 are modified.

PU\$SA\_POLL:

54 10 A3 55 00DC C4 50 0100 C4 02 A0 00AA C5	DO DO BO	135B 4263 135F 4264 1364 4265 1369 4266 136C 4267		MOVL MOVL MOVU	CRB\$L_AUXSTRUC(R3),R4 PDT\$L_UCBO(R4),R5 PDT\$L_PU_CSR(R4),R0 UDASA(R0),- UCB\$W_UDASA(R5)
OF	19	136F 4268 1371 4269		BLSS	10\$
00000000°GF	<b>C1</b>	1371 4270 1373 4271		ADDL3	#SA_POLL_INTVAL,- G^ERESGL_ABSTIM,- CRBSL_DUETIME(R3)
DE AF	9E	137A 4273		MOVAB	PUSSA_PULL.=
1C A3	05	137D 4274 137F 4275 1380 4276	10\$:	RSB	CRB\$L_TOUTROUT(R3)
03 00A8 C5	B0	1380 4277 1383 4278 1385 4279		SETIPL	#IPL\$_SCS #UDASX_ATTNCODE,- UCB\$W_XTTNCODE(R5)
0000000 GF	16	1388 4280		JSB	G^ERLSDEVICEATTN
00AA C5	84	138E 4281 138E 4282 1392 4283		CLRW	UCB\$W_UDASA(R5)
EF2E	31	1392 4284		BRW	POST_POWER_FORK
		1395 4285 1395 4286 1395 4287	PUSEND:	.END	

R4 => PDT. R5 => UCB. R0 => Port CSR. Retrieve SA register and check for error. ; LSS means YES, error.

; Here we had no error, so we simply ; re-establish SA polling interval.

: And re-establish wakeup routine.

And simply return to caller.
Here we had an SA error.
Lower IPL for processing.
Indicate what kind of errorlog record we are about to create. Call to create error log record of SA error. Clear so that we do not report error redundantly. : Branch to begin re-init of port.

RV

PUDRIVER Symbol table			1 15 16-SEP-198 5-SEP-198	4 01:05:05 4 00:17:10	VAX/VMS M EDRIVER.S	lacro VO4-00 RCJPUDRIVER.MAR; 1	Page	97
SSS BESENTRYNUM SSSPREV SSBASE BSDISPL BSGENSW BSHIGH BSLIMIT BSLOW BSMNSW	= 00000020 R = 0000001E = 00000080 = 00000001 = 00000001 = 00000007 = 00000006 = 00000001 = 00000001	02	COM INIT_UDA_BUFS CONREJ CONVCO CONVC1 CONVC2 CON_COMMON CON_NO_LISTEN CON_NO_NODE CRB\$L_AUXSTRUC CRB\$L_AUXSTRUC CRB\$L_INID CRB\$L_INID CRB\$L_INID CRB\$L_TOUTROUT CRING_FULL DATAPATH_750	000 000 000 000 000 = 000	000512 R 000D6F R 000D96 R 000D87 R 000D81 R 000D7B R 000D63 R	03 03 03 03 03		
SSMXSW SSOP ADPSL_CSR ADPSL_VECTOR ADPSW_ADPTYPE ADPSW_TR AFTER_RINGBASE ALLOC_DELTA ALLOC_PDT_8SS ALLOC_PDT_NOTUV1	= 00000001 = 00000002 = 00000000 = 0000000E = 0000000C 00000787 R = 00000001 0000031D R 0000032F R	03 03 03 03 03	DATAPATH 780 DATAPATH 790 DATAPATH 855	= 000 000 000 000 000 000 = 000 = 000	10001C 100FC8 R 100575 R 100565 R 100583 R 100583 R 100555 R	03 03 03 03 03		
ALLOC PDT UVT ALLOC POOL AT\$ UBA BRW OPCODE BUG\$ UDAPORT BUG\$ UNSUPRTCPU BUILD PB SB BUILD PDT	0000033D R 0000008C R = 00000031 = 00000031 ******** X 00000BBF R 00000303 R = FFFFFD2	03 03 03 03 03	DDB\$L_DDT DDB\$T_NAME DEV\$M_AVL DEV\$M_ELG DEV\$M_IDV DEV\$M_ODV DEV\$M_ODV DEV\$M_SHR DEVTYPE_ARRAY DISK_CONID DPT\$C_LENGTH DPT\$C_VERSION DPT\$INITAB	000	000014 X X 0007DD R 000000 000038	02 02 02 02 02 03		
DRPSL CDT DRPSL FPC DRPSL FQFL DRPSL FR3 DRPSL LBUFH AD DRPSL MSG BUF DRPSL RWCPTR DRPSL SAVD RTN DRPSL SVAPTE DRPSL UBARSRCE	= 00000024 = 00000000 = 00000010 = 0000002C = 0000001C = 00000028 = 00000018 = FFFFFFCC = 0000003C		DPTSM_NOUNLOAD DPTSM_SCS DPTSM_SVP DPTSREINITAB DPTSTAB DTS_LESI	= 000 = 000 000 = 000 = 000 = 000	000004 000038 R 000008 000002 000002 000007 R 000000 R	02		
DRPSL UBARSRCE DRPSW BOFF DRPSW STS DTSC CLOSED DTSC OPEN DTSK LENGTH DTSL CRWAITQBL DTSL CRWAITQFL DTSL BGINPUT DTSL RCONID DTSL RPROCNAM DTSW SEND DTSW STATE	= FFFFFFD0 = FFFFFFCA = 000000000000000000000000000000000000		DTS RDRX DTS TK50P DTS TU81P DTS UDA50 DTS UDA50A DTS U	= 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000 = 000	000008 000003 000003 000003 000002 000005 000006 000006 000004 000007			
NTRLTYP ARRAY COMAREA BOFF COMPLETE_10	= 00000028 000007C3 R = 00000000 00000085 R	03 03	EMBSL DV REGSAV ENABLE COMMAND CODE ENABLE COMMAND END	= 000	0004E 000FD1 R 000FB7 R	03		

PUDRIVE	R
Symbol	table

PUDRIVER Symbol table			4 01:05:05 VAX/VMS Mad 4 00:17:10 EDRIVER.SR	ro V04-00 Page 98 DPUDRIVER.MAR;1 (5)
ERL SLOGMESSAGE  EXESALONONPAGED  EXESALOPHYCHTG  EXESGB_CPUTYPE  EXESGL_ABSTIM  EXESGL_TENUSEC  EXESGL_UBDELAY  EXESGL_UBDELAY  EXESTOFORK  EXESTOFORM  EXESTOFOR	******* X 03 ****** X 03 ***** X 03 **** X 03 ***** X 03 **** X 03 ***** X 03 **** X 03 ***** X 03 **** X 03 ***** X 03 **** X 03 *** X 03 **** X 03 *** X 03 ** X 03 *** X 03 ** X	HARD RETRY HS1 M BIT15 HS1 M IE HS1 V CRNGLEN HS1 V RRNGLEN HS2 M PI HS4 M GO HS4 M LF HS4 V BURST IDB\$L CSR IDB\$L CWNER ILLIOFUNC INI\$BRK INIT ATTNCODE INIT BDA BUFS INIT CTLR INIT DELTA INIT INIT STEPS INIT UDA BUFFERS INIT UDA BUFFERS INIT UDA BUFFERS INIT UDA BUFS ETIN INIT UDA BUFS ETIN INIT UDA BUFS TEN INIT UDA BUFS WY1 INSERT IN CRING INSERT IN FREEQ INSERT IN FREEQ INSERT IN RRING INSERT TRING INSERT TRING INSERT TRING INSERT TRING INTR VEC	00000AB2 R = 00000080 = 00000008 = 00000001 = 00000001 = 00000002 = 00000004 = 00000004 = 00000004 = 00000008 R = 0000008 R	03 03 03 03 03 03 03 03 03 03 03 03 03 0
FPCSMAPIRP_BDA FPCSMAPIRP_UV1 FPCSMRESET FPCSMRESET FPCSMSTART FPCSQUEUEDG FPCSQUEUEMDGS FPCSRCHMSGBUF FPCSRCLMSGBUF FPCSREADCOUNT FPCSREJECT FPCSREQUATA FPCSSENDDATA FPCSSENDDG FPCSSENDGG FPCSSENDRGG FPCSSENDRGDG FPCSSENDRGDG FPCSSTOP_VCS FPCSUNMAP FPCSUNMAP_BDA FPCSUNMAP_BDA FPCSUNMAP_UV1 FUNCTAB_LEN GOTO_HARDP HARDWARE_INIT	00000CFB RG 03 0000112F RG 03 00001014 RG 03 00000CFF RG 03 00000CFB RG 03	IOS VIRTUAL IOCSALOSPT IOCSALOUBMAPRM IOCSLOADUBAMAP IOCSLUBAUDAMAP IOCSPURGDATAP IOCSPURGDATAP IOCSRELMAPUDA IOCSREGCOM IOCSREGCOM IOCSREGDATAPUDA IOCSREGDATAPUDA IOCSREGDATAPUDA IOCSREGPCHANL IOCSRETURN IOCSTHREADCRB IOCSWFIKPCH IPLS SCS IRPSV F CODE IRPSV F CODE IRPSV F LUNC IRPSW F LUNC LESI CNTRLTYP LOADUBA BSS LOADUBA COMMON LOOP_LIMIT	= 0000003f  *******  ******  ******  ******  *****	03 03 03 03 03 03 03 03 03 03 03

PUDRIVER Symbol table			K 15	16-SEP-1984 01:05 5-SEP-1984 00:17	:05 VAX/VMS	Macro VO4-00 R.SRCJPUDRIVER.MAR;1	Page	99
MAPSM_MAPREGS MAPSV MAPREGS MAP_ODD MAP_UNALIGN MASKH MASKL	= 00000001 = 00000000 0000101B R 0000104B R = 00000000 = 00000018	03	PDTSB_SUBTYP PDTSB_TYPE PDTSC_COMAREALN PDTSC_LENGTH PDTSC_PU PDTSC_PULENGTH	= = = = = = = = = = = = = = = = = = = =	0000000A 00000088 000000E4 00000002			
MAYA CNTRLTYP MMG\$GL SPTBASE MSG\$ RC25MVER MSG\$ RDRXMVER MSG\$ TU81MVER MSG\$ UDA50MVER	= 00000003 ******* X = 0000005D = 0000005E = 0000005E	03	PDTSC RINGLEN PDTSC SCSBASE PDTSC SCSEND PDTSC UVILENGTH PDTSL ACCEPT PDTSL ALLOCDG PDTSL ALLOCMSG PDTSL BDTABLE PDTSL COMAREA PDTSL CONNECT		00000C94 00000A88 0000000C 000000B4 000000C 000000E0 00000010 00000014 0000014C 00000248			
NOLOADUBA_UV1 NO_CONSEC_INITS	= 00000057 0000088F R = 00000005	03	PDTSL ALLOCDG	=	00000010			
NO OVERLATMAP NO PHYCONTIGBYT NO PHYCONTIGPGS	000003F0 R = 00000200 = 0000001	03	POTSL BOTABLE POTSL CMDRING POTSL COMAREA	•	0000014C 00000248			
IUEL CDT	000000FC R 000000EO R 000000F9 R 000000DC R 000000F9 R	03	POTSL CONNECT	=				
ULL DG INPUT ULL ERR ROUT ULL MSG INPUT ULL ROUTINE	000000F9 R 000000DC R	03 03 03 03	PDT\$L_DEALLOCDG	=	00000028 0000001C 00000020 00000024 000000B8			
UMUBAVEC	= 00000080 00000804 R		PDT\$L_DEALRGMSG PDT\$L_DGOVRHD	=	00000024 000000B8			
PC MSG ARRAY VERLAYMAP	000003E4 R	03 03 03	PDTSL MAINTFCN PDTSL MAP	=	00000078 0000002C 00000030			
VERLAYMAP_8SS PB\$B_SUBTYP PB\$B_TYPE	000003CB R = 0000000B	0.5	PDTSL DCONNECT PDTSL DEALLOCDG PDTSL DEALLOMSG PDTSL DEALRGMSG PDTSL DGOVRHD PDTSL MAINTFCN PDTSL MAPBYPASS PDTSL MAPBYPASS PDTSL MAPIRP	=	00000034			
PB\$C OPEN	= 0000000A = 00000003 = 00000054		PDTSL MAXBONT		00000038 000000BC 00000070			
PB\$K_LENGTH PB\$L_BLINK PB\$L_FLINK PB\$L_PDT	= 00000004 = 00000000		PDTSL MSGHDRSZ PDTSL MSTART PDTSL PQ ALGNPG PDTSL PQ MAP PDTSL PQ PGPHAD PDTSL PQ PGQBL PDTSL PQ PGQFL PDTSL PQ SVPPTE PDTSL PQ UBFSVA	=	00000084			
DECL BRODE BLU	= 0000002C = 00000018		PDTSL_PQ_ALGNPG PDTSL_PQ_MAP		00000074 00000CB4 00000C94			
BSL RPORT TYP BSL SBLINK BSL WAITQBL BSL WAITQFL	= 00000014 = 00000030		PDTSL PQ PGPHAD		00000CA4 00000C9C 00000C98 00000CA0			
BSL_WAITQBL BSL_WAITQFL	= 0000003C = 00000038		PDTSL PQ POWNER		00000C98 00000CA0			
BST LPORT_NAME BSW_SIZE BSW_STATE	= 00000024 = 00000008 = 00000012		PDTSL_PQ_UBFSVA		00000CAC 00000CA8			
B ACLOC FAIL DTSB_BDPUSECNT	9 8230000	03	DOTEL DU DUE ADV		00000CB0 00000288			
DTSB_CONBITMAP DTSB_CPOLLINX	00000127 00000121		POTSL PU BUFQFL		00000118 000000E4			
DTSB_CRCONTENT DTSB_CRINGCNT	0000012C 00000122		POTSL PU CSR POTSL PU FOBL		00000100 0000010C			
DTSB_CRINGINX DTSB_DATAPATH	0000012A 00000127 00000121 0000012C 00000122 00000129		PDTSL PU BUF QBL PDTSL PU BUF QFL PDTSL PU CDTARY PDTSL PU CSR PDTSL PU F QBL PDTSL PU F QFL PDTSL PU F QFTR PDTSL PU SB PDTSL PU SNDQBL		00000108			
PDT\$B_NOCURCON PDT\$B_PDT_TYPE PDT\$B_PURGEDP	= 0000007		POTSL PU SHOOSL		000000114			
PDTSB_RPOLLINX PDTSB_RRCONTENT	00000203 00000124 00000130		PDTSL PULVO		000000E4			
PDTSB RRINGENT PDTSB RRINGINX	0000013c 00000125 00000123		PDTSL PU VC1 PDTSL PU VC2 PDTSL PU VC255 PDTSL QUEUEDG		00000CB0 00000288 0000011C 00000118 000000E4 0000010C 0000010C 00000104 000000FC 00000114 000000E4 000000E8 000000EC 000000FC			
PDT <b>\$8</b> _SERVERS	00000128		POTSLIQUEUEDG	=	0000003C			

RV

PUDRIVER Symbol table			L 15 16-SEP-198 5-SEP-198	4 01:05:05	VAX/VMS M [DRIVER.S	acro V04-00 RCJPUDRIVER.MAR;1	Page	100
PDT\$L QUEUEMDGS PDT\$L RCHMSGBUF PDT\$L RCHMSGBUF PDT\$L READCOUNT PDT\$L REJECT PDT\$L REQUATA PDT\$L RSPRING PDT\$L SENDDATA PDT\$L SENDDATA PDT\$L SENDDG PDT\$L SENDRGG PDT\$L SENDRGG PDT\$L SENDRGG PDT\$L STOP VCS PDT\$L TRTABLE PDT\$L TRTBLEND PDT\$L TRTBLE	= 00000044 = 00000048 = 00000068 = 00000050 00000208 = 00000050 00000208 = 00000056 = 00000056 = 00000050 = 00000060 = 00000080 00000080 = 00000080 = 00000088 = 000000068 = 000000068 = 000000068 = 00000008 = 00000008	033033	PS4-V-S4 PS4-V-UCODEVER PTESC-KOWN PTESC-KW PTESM-PFN PTESM-VALID PTESS-PFN PTESS-PFN PTESV-PFN PUSCTCINIT PUSCTOFFSET PUSSTARTIO PUSCTCINIT PURGE-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 RELDATAP-750 REQDATAP-750 REQDATAP-750 REQDATAP-750 REQDATAP-750 REQDATAP-750 REGDATAP-750 REGDATAP-7	= 0000 0000 0000 = 0000 0000 0000 0000	0000 0000	03 03 03 03 03 03 03 03 03 03 03 03 03 0		

PUDRIVER Symbol table		M 15 16-SEP-1984 01:05:05 VAX/VMS Macro V04-00 Page 101 5-SEP-1984 00:17:10 [DRIVER.SRC]PUDRIVER.MAR;1 (5
SCSSRESUMEWAITR SCSCMGSS_SCSCMGDEF SEND_OPC_MSG SERVERS_ARRAY SETUP_COPY_SEG1 SETUP_COPY_SEG2	= 00000030 00000B13 R 03 000007EA R 03 000010A6 R 03 0000110F R 03	
SIZ SS\$_ILLCDTST SS\$_ILLIOFUNC SS\$_NOLISTENER SS\$_NORMAL SS\$_NOSUCHNODE	= 00000030 00000813 R 03 000007EA R 03 000010A6 R 03 0000110F R 03 = 00000001 = 00002154 = 00000215C = 00000001 = 0000028C = 00000294 00000063 R 03 000011FB R 03 = 00000000A	UCB\$M_PU_FRKBSY
SS\$ REJECT START_STOP STATE_ERR STEP1_LIMIT STEP1_TIMEOUT STEP2_LIMIT STEP2_TIMEOUT	00000ADQ P 03	UCB\$W_BCNT UCB\$W_BOFF = 0000007C UCB\$W_DEVSTS = 00000068 UCB\$W_HOSTSTEP1 000000AE UCB\$W_HOSTSTEP2 000000B2 UCB\$W_HOSTSTEP3 000000B6
STEP2_LIMIT STEP2_TIMEOUT STEP3_LIMIT STEP3_TIMEOUT STOCK_RSPRING SUCCESS SYSSGL_OPRMBX TAPE_CONID	= 0000000A 00000AD9 R 03 00000BAA R 03 0000007B R 03 ******** X 03	UCB\$W_DEVSTS
TAPE CONID TESTUDA 780 TESTUDA 790 TRACE COMMAND TRACE COMMON TRACE RESPONSE TSTVCZ	00000A69 R 03	UCB\$W_PU_BOFF
TU81_CNTRLTYP UBMD\$8_DATAPATH UBMD\$W_MAPREG UCB\$B_DEVCLASS UCB\$B_DEVTYPE UCB\$B_DIPL UCB\$B_FIPL	00000476 R 00000484 R 0000047E R 00000056 R  = 000000000 = 000000000 = 000000000 = 00000000	UDASK_CREDTYPE
UCB\$B_INITCNT UCB\$B_IYPE UCB\$B_UDAFLAGS	= 00000008 000000A5 = 0000000A 000000A4 = 000000C4 = 00000024	UDA\$M_STOPPED
UCB\$L_CRB UCB\$L_DDB UCB\$L_DDT UCB\$L_DEVCHAR UCB\$L_DPC UCB\$L_FPC UCB\$L_FR3 UCB\$L_FR4 UCB\$L_PDT UCB\$L_PDT UCB\$L_PDT	= 00000028 = 00000038 = 0000009C = 0000000C	UDAB\$B_BUFFNO 000000A74 R 03 UDAB\$B_BUFFNO 0000000A UDAB\$B_CONID 00000013 UDAB\$B_CREDTYPE 00000012 UDAB\$B_RINGINX 00000008 UDAB\$B_RINGNO 00000009
UCBSL_FR4 UCBSL_PDT UCBSL_PU_ALLOC UCBSL_PU_SVAPTE UCBSL_SVAPTE UCBSL_SVPN UCBSM_ONLINE	= 0000008C = 00000078 = 00000074	UDA50 CNTRLTYP UDA730 UDA750 UDA750 UDA8SS UDA8SS UDA8SB BUFFNO UDAB\$B CONID UDAB\$B CREDTYPE UDAB\$B RINGINX UDAB\$B RINGNO UDAB\$C LENGTH UDAB\$L BLINK UDAB\$L CTRLHDR
UCBSL_SVPN UCBSM_ONLINE UCBSM_POWER	= 00000074 = 00000010 = 00000020	UDAB\$S_CREDITS = 00000004 UDAB\$S_MSGTYPE = 00000004 UDAB\$T_TEXT = 00000014

PUDRIVER Symbol table		N 15	16-SEP-1984 01 5-SEP-1984 00	:05:05 VAX/VMS Ma :17:10 EDRIVER.SF	cro V04-00 Page 102 CCJPUDRIVER.MAR;1 (5)
UDAB\$V_CREDITS UDAB\$V_MSGTYPE UDAB\$W_MSG_LEN UDAIP UDASA	= 00000000 = 00000004 00000010 00000000				
UDASA_ATTNCODE	= 00000002 = 00000003 0000008F R 03		*		
UDA_M_FLAG UDA_M_OWN UDA_OUTOFREV	= 40000000 = 80000000 00000ADF R 03				
UDA_V_FLAG UDA_V_OWN UNMAP_ODD UNMAP_UNALIGN UPDATE_PB_SB UQPORT_M_MAPPED UV1_PDT_ENGTH UV1_PDT_PAGES	= 0000001E = 0000001F 00001166 R 03 00000170 R 03 000006B R 03 = 80000000 = 00001000				
VASV VPN VCONAM VCONAMLEN VC1NAM	= 00000008 = 00000015 = 00000009 00000000 R 03 = 00000009 00000015 R 03			*	
VC1NAMLEN VC2NAM VC2NAMLEN VEC\$B_DATAPATH VEC\$B_NUMREG VEC\$L_ADP	= 00000009 0000001E R 03 = 00000013 = 00000012 = 00000014 = 00000008				
VECSL_ADP VECSL_IDB VECSL_INITIAL VECSL_UNITINIT VECSW_MAPREG VIRT_TO PHYAD WAITTOODS	= 00000008 = 00000000 = 00000018 = 00000010 000006D4 R 03 00000AF4 R 03				
	! P	sect synopsis!			
PSECT name  ABS . \$ABS\$ \$\$\$105_PROLOGUE \$\$\$115_DRIVER	Allocation 000000000 ( 0.) 00000EB4 ( 3764.) 0000005C ( 92.) 00001395 ( 5013.)	PSECT No. Attribut 00 ( 0.) NOPIC 01 ( 1.) NOPIC 02 ( 2.) NOPIC 03 ( 3.) NOPIC	USR CON ABS USR CON ABS USR CON REL USR CON REL	LCL NOSHR NOEXE LCL NOSHR EXE LCL NOSHR EXE LCL NOSHR EXE	NORD NOWRT NOVEC BYTE RD WRT NOVEC BYTE RD WRT NOVEC BYTE RD WRT NOVEC LONG
	Perf	ormance indicators	<u> </u>		
Phase Initialization Command processing Pass 1 Symbol table sort	Page faults CPU Time  36 00:00:00.03 136 00:00:00.43 1207 00:00:33.14 0 00:00:03.55	00:00:02.71 00:00:03.31 00:01:59.58 00:00:12.38			

PUDRIVER VAX-11 Macro Run Statistics

Pass 2 467 00:00:08.49 00:00:30.27 
Symbol table output 2 00:00:00.33 00:00:00.86 
Psect synopsis output 2 00:00:00.01 00:00:00.01 
Cross-reference output 0 00:00:00.00 
Assembler run totals 1853 00:00:45.99 00:02:49.14

The working set limit was 2850 pages.

The working set limit was 2850 pages.
266333 bytes (521 pages) of virtual memory were used to buffer the intermediate code.
There were 170 pages of symbol table space allocated to hold 3129 non-local and 179 local symbols.
4287 source lines were read in Pass 1, producing 32 object records in Pass 2.
77 pages of virtual memory were used to define 71 macros.

# Macro library statistics !

Macro library name	Macros defined
***************************************	
_\$255\$DUA28:[DRIVER.OBJ]PALIB.MLB;1 \$255\$DUA28:[SYS.OBJ]LIB.MLB;1 \$255\$DUA28:[SYSLIB]STARLET.MLB;2 TOTALS (all libraries)	,3
\$255\$DUA28:[SYSLIB]STARLET.MLB:2	46 11 60
TOTALS (all libraries)	60

3247 GETS were required to define 60 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:PUDRIVER/OBJ=OBJ\$:PUDRIVER MSRC\$:PUDRIVER/UPDATE=(ENH\$:PUDRIVER)+EXECML\$/LIB+LIB\$:PALIB.MLB/LIB

0115 AH-BT13A-SE

# DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

